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These proceedings contain research papers presented at the 17th Annual Microelectronic
Engineering Conference held at the Rochester Institute of Technology (RIT) on May 10 through
12, 1999 by senior undergraduate students of Microelectronic Engineering of RIT. The students
graduating with BS degree in Microelectronic Engineering are required to take a four credit hour
course, EMCR 660 entitled Seminar/Research in their fifth year. The course consists of
submission of a research proposal, related to the field of semiconductor devices and processing,
by each student and carrying out the project through the ten week spring quarter. The students
are required to present their work at the Microelectronic Engineering Conference held at RIT
annually in the month of May and publish in the proceedings.
The class of 1999 presented impressive and technically challenging research projects on
various topics ranging from advanced microithography, thin gate dielectrics, novel device
structures and processes, circuits, back-end processes, and imaging and luminescent devices.
1 congratulate the students for their valuable contributions to the conference and towards
the Microelectronic Engineering at RIT. On behalf of the faculty and staff of the Department of
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I-line Exposure Capability for 6 inch Wafers
Jerome Wandell
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract- The HIT Factory is currently in the
development phase for a 6 inch sub-micron CMOS
process. The addition of the Canon FPA-2000i1
stepper completes the necessary equipment required to
perform a 6 inch photo process at HiT. The major
focus of this project is to further the 6 inch photo
process development, specifically to setup the exposure
process for the first two levels (p-well and active) of the
HIT test chip.
TV pre-align mark number 2 and auto-align mark
20P-4F were added to all eleven levels of the HIT test
chip layout around the originally designed pattern~
area. The revised well and active designs were
fabricated on a single mask, along with the Canon FRA
marks. Six files were written and linked to the job files
F9S3TC_WELL and F983TC_ACT, which can be nm
to perform the well and active exposures respectively.
Well exposure is complete and tested; however, the
active exposure will not align to the well pattern. This
is most likely due to an error in the active level job and
related data files.
1. BACKGROUND
The RIT factory currently fabricates P-well CMOS
devices on 4” wafers. This process includes 11 photo
levels, p~well through metal 2, and generates devices with
a minimum gate size of 6 microns. The next generation of
integrated circuits at RIT will be sub-micron CMOS
devices, which will be fabricated on 6” wafers. This
process is currently in the development phase.
Ground work for the 6” photo process has been
underway for some time. The 6” coat and develop tracks
are online. RIT recently acquired a Canon I-line wafer
stepper, which completes the necessary photo equipment
required for the future sub-micron CMOS process.
Layouts exist for existing 4” CMOS devices and the design
tools necessary for their modification are available. In
addition, RET has a fully functional mask fab, which can
create reticles for use with the Canon stepper.
The Canon FPA-2000i1 is a 5X reduction stepper for
6” wafers, which exposes at a wavelength of 365 nm. It is
capable of printing 0.5 micron features in conventional i
line, photo resists and overlaying patterns to within 0.1
micron error. This exposure tool meets all of the
requirements for RIT’s future sub-micron CMOS process.
2. DESIGN
There are two major methods of alignment for the
Canon. These are the TV pre-alignment ~VPA) and the
wafer auto-alignment (AA). The TV pre-align is the initial
alignment sequence. Two TVPA marks are measured with
an optical camera and the wafer stage is adjusted according
to the measured locations of these marks. The TWA mark
design implemented was the “TVPA Mark #2 — Canon
Standard,” which was chosen because it consumed less
area than the alternate mark design. Below is a picture of
the TVPA mark (Fig. #1) printed with active level photo.
The numeral “3” is not part of the actual mark design. It is
used to define the level the TVPA mark was printed for.
In this situation the active level exposure prints the TVPA
mark for level 3 (channel stop).
The wafer auto-align is the second and final wafer
alignment sequence. Four locations are measured on the
wafer and two AA marks are measured per location, which
account for x and y stage adjustments. AA marks are
measured with two HeNe lasers. Shown below in figure
#2 is AA mark 20P-4F. This particular mark design is
more effectively measured in a degraded or “washed out”
pattern. Unfortunately the HeNe laser is currently down;
however, the Canon is capable of alignment using only the
TV pre-alignment.
Fig. #1: TWA Mark #2
1
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Fig. #3: Well Lvi. (5.7 mm2 on wafer)
Fig. #4: Active Lvi. (5.7 mm2 on wafer)
The p-well and active patterns for the R1T p-well
CMOS test chip can be fabricated on the same reticie.
There is space for four separate levels on a single mask.
The p-well pattern is dark field and the active pattern is
clear field. Fine Reticie Alignment (FRA) marks were
inserted outside the pattern area. Refer to figure #5 below
for reticie layout.
Fig. #5: Test chip P-WELL/ACT Reticie
The job flies and the associated data files these jobs are
linked to are listed below in figure #6. The process ifies
contain the alignment sequence data. The shot files hold
aperture blade settings, shot ordering, and default focus
and exposure information. The layout ifie contains the
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Figures #3 and #4 display the layouts for the p-well
and active areas, which are levels one and two
respectively. Each level in this 11 level CMOS process
will contain it’s own set of alignment marks, which are
located outside the pattern area. Ideally one would want to
always align to the level one pattern to minimize overlay
error; however, if this pattern should become degraded to a
point where the alignment marks cannot be measured,
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shot matrix and the reticle table lists the reticles used and
reticle alignment data. The layout and reticle files are
common for the entire test chip process.
F983TC_WELL (job file)







Fig. #6: Level 1 & 2 Exposure Jobs
3. RESULTS
The eleven level layout of the RIT test chip has been
modified for use with the Canon. The remaining levels
can be fabricated on as few as two reticles if metal 2 is not
required.
Level one (p-well) exposure with the Canon is setup.
Active level lithography remains incomplete. Useable
pattein overlay could not be achieved. This problem is
most likely due to an overlooked parameter in one of the
job files created for the active level exposure.
The continuation of the 6” photo process at RIT will
need to include active level job testing. The remaining test
chip levels can be fabricated on 2 reticles and their
respective job files need to be written. These files will be
veiy similar to the active level job.
There are some optional repairs for the Canon, which
are not required for processing; however, these
modifications will improve equipment performance. The
FRA lamp is out and if this is replaced the operator will be
relieved of having to manually align masks. In addition,
the repair of the HeNe laser would reduce overlay error,
which is not, a large issue for the test chip layout; however,
the future sub-micron process will require tighter control
of pattern overlay.
3
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Critical Dimension Analysis on the
RIT Canon i-line Stepper
Justin Novak
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract - This project involved the simulation and
analysis of critical dimensions (CD) using the RJT
Canon 2000i1 i-line stepper. This was accomplished by
optimizing the stepper parameters for specific resist
feature widths. There are many tools and methods that
lithography engineers have at their disposal for use in
optimizing current and future lithography processes.
The focus-exposure (1?~E) matrix and resulting plot are
integral parts of standard IC processing~ It is one of
the most important plots used in lithography since it
demonstrates how exposure and focus work together to
affect critical dimension, sidewall angle, and resist
thickness loss data. This data is then analyzed to
determine the process capabifity or useable limits for
both focal depth and exposure latitude values for a
given lithography process.
1. INTRODUCTION
The experiment performed focused in on three
common substrates that are used in IC processing These
substrates included oxide, polysilicon on oxide and
aluminum on oxide at typical thicknesses for the BiT 6”
CMOS process. To begin this analysis, E0 (dose-to-clear)
for each material was determined by using a full field
exposure of the resist. With that data, a focus-exposure
matrix was setup and run for each of the corresponding
substrates to determine the optimal settings to generate
O.5j.im, O.7j.un, and l.Ojim features that were then measure
by a KLA-Tencor 8100XP CD SEIvL The CD data was
then plotted against the corresponding focus and exposure
settings to create the Bossung plot, as shown in Figure 1.
[‘1 This plot was then used to graphically represent the
data for ease of analysis in determining the potential
exposure latitude and focal depth needed to maintain
image fidelity. With the analysis of multiple feature sizes,
the optimum parameters were determined by overlapping
the process windows and examining the common area, as
shown in Figure 2. [2] The effects of a bottom anti-
reflective coating (BARC) wns also investigated to
determine the amount of process improvement that was
gained when revolving the same features.
Figun~ 1 PmDATA Focus-Exposure Matrix
CD
Critical Dimension ~s. Foc,~qosure
~_demo1_dense
Dcc: ProDATA1
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2. SIMIJLATIONS
Before beginning the lab portion of this experiment, the
boundary conditions for focal depth and exposure latitude
had to be theoretically calculated. Since no previous
baseline has been performed on this process, simulations
and initial lab testing was performed to determine a
suitable starting point This was accomplished with the
help from the ProLITH 6.0 software package. To
theoretically determine the useable focal depth, the Canon
2000i1 stepper parameters were obtained and entered into
the modeling software to determine their effect on the
aerial image of various feature sizes. The Figure 3 below
represents the optimum aerial image for this given system
and feature size. [3] From each graph of the simulated
aerial image, a theoretical focal depth (TDOF) was
Figure 3 ProLITH Aerial Image CD Graph
extracted to later compare to that of the useable focal depth
(UDOF) obtained from the experimental lab data. From
each TDOF value the ki factor for each feature width was
calculated using Rayleigh’s equation (i) and is represented
in the table 1 below.
UDOF = k2 k2 = UDOF2x NA2 (i)





These ki factors were then later compared to that of the ki
factors calculated from the experimental 1JDOF values.
3. EXPERIMENT
Once the theoretical focal depth for each feature size
was calculated, the next step of determining a minimum
exposure dose or dose-to-clear (Eo) was completed.
Again, due to the fact that this was a completely new and
previously untested process there was no baseline to use as
a reference point for the exposure dose. To begin this
analysis, E0 (dose-to-clear) for each material was
Figure 4 Contrast Curve
determined by using a full field exposure of the resist for
each substrate material as seen in Figure 4. Once
calculated, these values were used as initial exposure doses
for each of the subsequent focus-exposure matrices.
To run each of the F-E matrices, the substrate material
was first grown or deposited depending upon the type
needed. For this project, three substrates and one bottom
anti-reflective coating were chosen for this project for their
use in current JUT CMOS processing. The substrates and
corresponding thickness are shown in table 2.
Table 2 Substrate Type and Thickness





* The aluminum and polysilicon substrates were deposited
onto 1 000A-oxidefilm.
** The BARC thickness was chosen for the maximum i-line
absorptive characteristics between 170(14 — 200(14.
With the E0 and TDOF range data along with
substrates, each F-E matrix was then setup on the Canon
stepper using the standard Canon F-B job with modified
parameters for each of the substrates. The initial and
increment values for both exposure and focus were setup
as seen in table 3. The wafers were exposed in an 8x8
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increasing by row. The reticle used was the standard
resolution reticle that is send along with each tool. This
mask has a series of resolution bars ranging from 2~im
down to 0.2~.un.
Sub. rate Initial Exposure Initial Focus
~_j~ ~e E~cposure Increment Focus Increment
AlUiTliflufli l0()mjcm2 I0rnj~cm2 —O.8~.mi O.2um
Oxide 250 10 -0.8 0.2
Polysilicon 120 10 -0.8 0.2
BARC 240 10 -08 0.2
Once the wafers were exposed, each was reviewed
optically for image fidelity. The wafers were then sent to
KLA-Tencor, in San Jose, California for measurement on
the 8100XP CD SEM using recipes setup up for this mask
design previously. Returned was the raw data and images
for each substrate for analysis.
The raw data was first organized into the proper input
file format needed by the ProDATA software for analysis.
4. ANALYSIS
Each substrate was analyzed for the three feature sizes
SOOnm, 700nm, and l000nm dense resist lines. As
demonstrated earlier each set of raw data was entered into
the ProDATA software for analysis. Output by this
software was a contrast curve and Bossung plot for each
corresponding substrate and feature as seen in Figure 5.
Figure 5 Bossung Plot for500mn Polysilicon
Oiitc2I l~rr~am ~. Foaisiçonze
-CAB 48 -(14 -(12 0.0 0.2 (14 0.8
There was 10% exposure latitude and a 10% critical
dimension tolerance set as boundaiy conditions for
analyzing the CD data. For each Bossung plot the
software analyzed the data and extracted the potential
process window for exposure and focus target values as
well as the useable focal depth. Depending on the
strictness of a given exposure latitude will determine the
useable focal depth for that same system, as seen in Figure
6. A corresponding process window was calculated for
Figure 6 Exposure Latitude Plot for 0.5um Polysilicon
Exposure Latitude ~e. DOF
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each substrate. The windows within each substrate were
then overlapped to extract a common process window area.
This window determined the target focus and exposure
settings and useable focal depth common for all three-
feature sizes, as seen in Figure 2. A second exposure
latitude graph was also generated for all three features,
which was analyzed similar to the Figure 6.
5. RESULTS
Each of the four substrates was analyzed using this
same method above. The simulation data was analyzed
first to determine an aerial image and theoretical focal
depth that should be experienced by an ideal system.,
These values were calculated by hand on each of the
simulated aerial image plots. The resulting Bossung plots
that were produced from the experimental data did not
seem to demonstrate the standard format for a Bossung
plot as in the simulations. Each plot seemed to be only a
section of the whole plot, which lead to an error that was
made. Unfortunately, this error was made and the focal
ranges were underestimated when calciilatecL Even with
this issue, the plots still demonstrated a range of CD values
above and below the CD tolerance, which was desired for
analysis.
The polysiicon was the first set of CD data that was
entered into ProDATA. Each of the three Bossung plots
demonstrated a similar trend with the CD data, which
seemed to show early on that the chosen focal range was
not large enough. This same point was reiterated in the
exposure latitude graph as seen in Figure 7.
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Figure 9 Aluminum Focal Depth
Exposure Latitude vs. DOF
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Figure 7 Exposure Latitude Plot for all Polysilicon Features
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Therefore, the focal depth for many of the Bossung plots
showed the same pattern.
The next CD data set analyzed was the oxide substrate.
The focal range for this material showed an improved
spread in CD data, though not the complete range. The
limiting feature showed to be the 0.5pm feature. There
was a large decrease in the process window when
compared to the 1.Opm and 0.7i.t.m window as seen in
Figure 8.





Again, the resulting useable focal depth for this
substrate was much lower than the expected when
compared to the simulation focal depth.
The sputtered aluminum substrate was difficult to
analyze due to the absence of the 0.5 pm and 0.7pin resist
features at all focus settings. As seen in figure 9, even




Depth of Focus (urn)
0. 15 pan, which varied from the usual 2.5-3.0 pm that is
normally witnessed. Both of these issues were explained
by the overexposure of the resist and the high reflectivity.
The final substrate that was analyzed for this
experiment was the Brewers Science Inc. i-line BARC
material. This material was coated to a thickness of i8ooA
to utilize the optimum absorbing properties of the BAR.C.
With such a high absorbing material, the exposure dose
was increased to have complete resist exposure. The CD
data, unfortunately, did not demonstrate the resolution
enhancing properties that were expected in this
experiment. The focal depth of oxide, also a high
absorbing material, was greater than that of the BARC as
seen in Figure 10. Therefore, the CD data had the effects
of an unknown factor that skewed the data.
Figure 10 BARC Focal Depth
Exposure Latitude vs. DOE
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Table 4 Resulting Target Focus/Exposure,
and Focal Depth Setting
Substrate Target Target Focus UDOF
1~ype Thcposure
Aluminum 237 -0.54 0.15
Oxide 257 -0.54 0.60
Polysilicon 152 0.1 0.85
BARC 295 -0.59 0.42
When comparing process window for different
substrates, the optimum parameter settings varied greatly
for exposure and focus as seen in Table 4. This
characteristic was related to the difference in the
reflectivity of each substrate. Oxide and BARC, both
highly absorptive, required a higher exposure dose when
compared to the highly reflective substrates of polysilicon
and aluminum. Except for polysilicon the optimum focus
setting for each centered on -O.6~im for this experiment






From k2 comparisons extrapolated from Table 5,
the k2 were well under the simulated values that were
gathered. A small amount of error should be seen when
comparing these values due to non-ideal processing. But
due to the focal range error that occurred during the
simulation, only a small section of the greater process
window was captured during the experiment for many of
the Bossung curves and the resulting k2 values were lower
than expected. This is not to say that the data was not
useable, just that the full UDOF was not able to
determined during this baseline test. Unlike
photolithography engineers, the project only allowed for a
single iteration for the F-E matrices. In industiy if the
optimum Bossung plot is not obtained the lithographer will
just redo the experiment and re-measure the features.
Therefore, continued testing with a larger focal range will
add to the data already obtained and home in on, with
more confidence, the optimized process window for each
substrate.
6. CONCLUSIONS
This project involved the simulation and analysis of
critical dimensions (CD) using the R1T Canon 2000i1 i
line stepper. This was accomplished by optimizing the
stepper parameters for specific resist feature widths. This
was completed, but unfortunately due to a calculation error
that was made the optimized parameter settings that were
obtained were only a section of the complete process
window that was desired. Overall, the experiment and
procedures were a success even with the error that
occurred. Further testing, with a larger focal range, these
parameter settings can be realized. Besides CD values,
sidewall angle and resist loss are two other parameters that
may be explored when testing the effects focus and
exposure settings.
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Amorphous Silicon for 157nm Lithography
Carlos Fonseca
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract - Amorphous silicon (a-Si) was investigated as
a potential masking material at 157nm wavelength.
Characterization of a-Si included film deposition on
CaF2 (calcium fluoride) substrates through reactive
sputtering, spectroscopic ellipsometry in the UV range,
reflection and transmission at 157nm wavelength, and
extraction of optical constants (n&k) with a
commercial software package. Experimental results
suggest that a-Si films deposited at RIT have similar
optical constants as published values in the UV range.
Simulation work suggests that a 50A silicon nitride film
can be used as an anti-reflective layer to minimize
reflections at the a-Si I air boundary. Consequently,
silicon nitride films were also investigated in this work.
Since these films (stack) must be patterned for mask
applications, proper dry etch selectivity among these
materials must be achieved.
I. INTRODUCTION
As optical lithography below 193 nm is explored,
materials issues become more challenging. The challenge
lies in obtaining materials whose optical properties allow
them to be applied as masking layers, optical layers,
antireflective layers (AR), and phase-shift masking at
I 57nm, or at other potential VUV wavelengths.
Historically, chromium has been used as a masking
material at g-line, i-line, and I 93nm lithography. Its
optical properties (high absorption and adequate optical
density) at UV wavelengths have been the main reason
why chromium is the preferred choice as a masking
material. The problem with using chromium at shorter
wavelengths is that its extinction coefficient (k) is
relatively lower than other materials at 157nm, thus
resulting in a lower absorption coefficient (a). Figure 1
shows the absorption of several materials as a function of
wavelength. Furthermore, chromium may not meet optical
density (OD) requirements at a film thickness < i000A as
a masking material at 157nm to give adequate modulation
(aerial image contrast). A film thickness <i000A is
desired in order to meet industry standards and to provide
satisfactory etched profiles at projected aspect ratios.
Masking material alternatives do exists at 157nm. One
such alternative is amorphous silicon (a-Si). As shown in
Figure 1, amorphous silicon has a higher absorption
coefficient than Chromium at 1 57nm. Consequently, a-Si
exhibits an optical density of 5.0 at 157nm at a film
thickness less than 1 000A. However, other considerations
such as mask reflectivity at 157nm must be taken into
account. The reflectivity of a-Si is relatively high at
157nm. The use of an anti-reflective layer may be
required with a-Si as a masking layer. This work
investigated thin film deposition, etch considerations, and
optical characterization (simulation and experimental data)
of amorphous silicon with an AR layer.





5.OE+005 - ------------ -
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II. BACKGROUND
To set a starting point for this project, theoretical
calculations for film thickness were employed with the use
of fundamental physical equations and industry standards.
Equations 1-3 can be used to determine the theoretical film
thickness that meets OD requirements. Industry has set
OD values of about 3 to 5 as adequate measures for
opaqueness of the masking material.
OD~”-log(T) (Eq—i)
T = (i-R1) (1-R2) e~t (Eq —2)
(~~1 + + (Eq —3)
Using published optical constant values for the materials
of interest at 157nm wavelength, the required film
I
100 200 300 400 500
Wavelength (nm)
Figure 1: Absorption coefficient for several materials.
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thickness can be calculated. Table 1 shows the published
optical constants for a-Si, CaF2, and quartz (Si02).




Table 1: Publisheci optical constants for several materials.
Figure 2 presents a theoretical plot of transmission vs. film
thickness for a-Si at lS7nm wavelength. This graph
suggests that a 6Onm film thickness can provide an OD
value of about 4. An OD of 4 was arbitrarily chosen since
it is in the middle of the range for standard OD values.
These theoretical values were verified on RIT’s
lithography research web-site.
(http:/fwww.rit.edul—63 Sdept5).
40 50 60 70 80 90
Film thickness (nm)
Figure 2: Transmission of a-Si film thickness at 157nm.
Since about 50% reflection is expected (Eq —3) at the
a-Si/air boundary, simulation and modeling for an A.R.
layer were also carried out. Previous knowledge and
suitability of certain materials allows for choosing
adequate materials as A.R. layers. Silicon nitride (Si3N4)
was chosen for investigation as depicted in Figure 3.
Figure 3: a-Si masking scheme with A.R. layer.
Simulation was performed using PROLITH software
program and published optical constants (Palik) for Si3N4
at 157nm wavelength (n = 2.6750, k = 0.9236). The
simulation results indicate that a 50A nitride film can
minimize reflection down to about 4% and a large process
latitude can be achieved in terms of the extinction
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Figure 5: a-Si reflectivity as function of A.R. layer
thickness and extinction coefficient.
The goal of this project was to identify or extract the
optical constants of deposited films. More specifically, in
order to justify the use simulation results, the optical
constants must be verified by comparison of extracted
values and published values. The procedure for extraction
of optical constants is described in the following section.
IlL EXPERIMENTAL
Film deposition was executed by reactive sputtering in
a Perkin Elmer 2400 sputter system. Thin films were
deposited on CaF2 substrates and thickness measurements
were done with profilometry technique (Tencor stylus).
The deposition parameters for a-Si and Si3N4 are given
below. Chamber conditions and preparation can greatly
impact the quality of the films. One way to ensure high
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quality films is to achieve a low chamber base pressure
(—l0~ Torr). This was typically achieved in the Perkin




- deposition rate = 12.5 A/minute
$j3N4 Process conditions:
- l000Watts
-30 sccmAr/ 10 sccm N2
- rotation mode
- deposition rate = 5k/minute
Plasma etch studies
Since ultimately the stack must be patterned with an
anisotropic dry etch process, this work also investigated
etch selectivity among the different materials under
investigation. For these studies, a-Si and Si3N4 films were








- 30 sccm SF6 / 7.5 sccm 02
-300mTorr
Extraction ofoptical constants
The extraction of optical constants consisted of
obtaining a) ellipsometric data (A and ‘1’) in the UV
wavelength range and b) transmission and reflection at
1 57nm wavelength. Ellipsometric data was obtained with
a variable angle spectroscopic ellipsometer operating from
l9Onm to 800nm. Using a software program called
WVASETM (Woollam Variable Angle Spectroscopic
Ellipsometry), the ellipsometric data was fitted to a model
in which the expected optical constants (as a function of
wavelength) were those of the published values. In
addition, the transmission and reflection data at 157nm
was to be used to extract n & k down to 157nm. The
‘goodness’ of fit was then reported as a mean square error
(MSE).
It is expected that some differences may be observed
between the optical constants of deposited films at BiT
and the published values. However, the closer the films
exhibit n &k values as expected, a higher confidence exists
in the stack masking performance as expected from the
simulation work.
IV. RESULTS AND DISCUSSION
Figure 6 and 7 show the extracted and expected optical
constants for a-Si and Si3N4, respectively. Relative good
fits were observed in both plots. The a -Si film exhibited
a better fit (MSE 0.7) than the silicon nitride film (MSE
= 5.4). More importantly, a better fit was observed in the
UV region for the a—Si film than in the longer wavelength
region. This is critical to the studies since the focus of this
work concentrates on the optical constants in the VUV
region. Note that no optical constants were extract down
to 157nm. Due to time constraints, transmission and
reflection data could not be obtained in a timely manner
prior to the authoring of this report. Therefore, realize that
until this data has been received from outside laboratories,
more fitting will be performed and extraction of optical
constants down to the VUV region is expected. However,
it is worthwhile to emphasize that because of such great fit
in the UV region, a similar fit is expected once the
transmission and reflection data is used. Verification of
expected results will be published in a future progress
report.
The poor fit in the longer region for the a—Si film may
be attributed to a crystalline silicon behavior. Another
reason could be that some impurities (i.e., Argon, residual
oxygen, etc.) might have been incorporated during film
deposition. Thus, adequate deposition conditions are
desired in order to obtain highest quality films as possible.
Similarly, the nitride film exhibited large differences in the
optical constants. For this material, it is believed that
difficulty in obtaining stoichiometric Si3N4 films is
responsible for the differences in optical constants. In
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V. CONCLUSIONS
Optical characterization, by means of extraction of optical
constants, for amorphous silicon and silicon nitride films
has been successfully assessed in the wavelength region of
200nm to 800nm. Although extraction of optical constants
down to 1 57nm could not be assessed at this time, due to
time constraints, very good fits in the UV region were
observed for both amorphous silicon and silicon nitride
films deposited at RIT. Thus, similar results are expected
once data at l57nrn is incorporated to the model. Plasma
etch results indicate that a 1:1 etch selectivity between the
amorphous silicon and silicon nitride may be feasible to
achieve with a SF6 and 02 chemistry. Additionally, an
etch-stop layer may be required to minimize substrate
etching.
Plasma etch results
High etch selectivity to oxide were achieved for both
etch processes. High selectivity to oxide is desired
because it implies that minimal etching will occur in the
quartz substrate (mask). Ultimately, an etch-stop layer
may be required in order to attain the highest selectivity as
possible. Etching into the substrate is a concern as non
uniform etching could lead to mask defects and unwanted
phase transitions in the electric field.
As it can be seen in Table 2, a relative high selectivity
of about 10 (ct-Si:Si3N4) was achieved. In contrast, an
etch selectivity of about 0.5 (Si3N4:c~-Si:) was achieved
with the silicon nitride etch recipe (Table 3). The goal is
to achieve a 1:1 etch selectivity between the amorphous
silicon and silicon nitride. A single or uniform etch rate is
desired while etching through the stack because it leads to
better end-point determination. This ‘homogeneity’ can be
achieved by proper adjustments to the etch process (i.e.
gas flows, pressures, power, etc.). The nitride etch process
could allow for an optimum process and thus further
investigation could prove beneficial.
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Material Etch rate Selectivity
(Alminute) (a-Si: material)
Amorphous Silicon 4,540 -
Silicon Nitride 480 9.5
Oxide (Si02) 224 20
Table 2: Amorphous silicon etch results.
Material Etch rate Selectivity
(A/minute) (Si3N4: material)
Amorphous Silicon 4,300 0.5
Silicon Nitride 2,160 -
Oxide (Si02) 246 9

























Figure 7: Silicon nitride optical constants. (MSE = 5.4)
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Resist Characterization for 157nm Lithography
Christopher Bolton
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract — A resist characterization experiment was
performed utilizing 157nm Vacuum Ultra-violet (VUV)
Lithography. A number of older technology resists
such as MXP8, APEX-E, and UVIII were placed in the
beam path of a Lumonics Series 700 fluorine excimer
laser and subjected to timed exposures on the tool. The
features were then developed in a low normality CD26
developer and characterization curves for each of the
resists were plotted. Through the experimentation it
was found that each of the three resists investigated
was able to clearly demonstrate imaging qualities at
157nm. The contrast curves of the MXP8 and APEX-E
resist indicate that they may have the characteristics to
be used as early negative resists at 157am, while the
Shipley UVIII 248nm resist demonstrated both positive
and negative characteristics due to competing
mechanisms within the resist.
I. INTRODUCTION
A s the demand for semiconductor devices continues toexponenti lly rise in this te hnology drive society,
the geometry sizes of the devices must follow the
downward shrinking spiral to compensate for the increased
transistor densities on the chip. This continual reduction in
feature geometry has been made possible primarily by
phenomenal advances in the field of lithography.
Conventional lithography has been able to push through
many of the assumed optical limits with the integration of
highly unconventional ideas that have proven to be very
useful. Projection lithography at 157nm, up until this
point, has always been one of these assumed
unconventional ideas that would never make it into
production. Numerous problems with the construction of a
viable laser source and the transmissive quality of most
production mask and substrate materials at I 57nm have
prevented its inauguration into high volume
manufacturing. However, recent developments in mask
making, especially the introduction of calcium fluoride
instead of fused silica, as well as the commercial
availability of high volume sources have made 157nm a
very attractive transition for lithography. Lithography at
157nm holds the key to the expansion of optical
lithography to sub-i OOnm devices and probably even into
iSOnm l5Onm lOOnm SOnm
I I I





Figure 1: Technology Roadmap (DRAM-half pitch)
the 5Onm realm (see figure 1), but its infancy lends itself to
requiring more substantial characterization.
II. BACKGROUND
In 1998, RIT’s 193nm ArF Lumonics Series 700
excimer laser was converted into a 157nm F2 excimer laser
(see figure 2). This provided a viable and adequate source
to be used in a resist characterization study at 1 57nm
lithography. Lithography at 1 57nm offers several
advantages over conventional lithography at 248nm and
13
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193nm. The shorter wavelength introduces an inherent
resolution enhancement, while the technology itself is a
natural extension to current lithographic processes, in that
it uses excimer lasers, refractive optics, and transmissive
masks. The primary enhancement of going to the much
shorter wavelength of 1 57nm also provides for a number
of disadvantages that may slightly inhibit the desired
transition to the new technology. At extremely short
wavelengths such as 157nm, the resist thickness begins to
approach the total focal plane depth of the optics. This
factor combined with desired high numerical aperture
values lead to an overall reduction in the depth of focus at
1 57nm, therefore very thin imaging layers are needed for
single layer processing.
The extreme wavelength of the source introduces
certain absorption problems with conventional resists as
well. Many hydrocarbon polymers (see figure 3) appear to
absorb too much of the radiation even when the film
thickness is kept to less than lOOnm. Thusly, new
techniques must be developed to deal with surface
imaging. The resists that were investigated throughout this
research were MXP8, UVIII, and APEX-E. The resists
were either thinned down beyond conventional means
(500-1500A) in order to create ultrathin thicknesses or
they were tested at their standard coat thickness at
4000rpm. This shallow thickness allows for the exposure
energy of the F2 laser to penetrate the resist without the
energy being wasted by absorption in only the top region.
AB5DAPTIDN DP VA RIDLI5 THIN FILMS AT
15 7NM
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Figure 3: Absorption of various thin films at I 57nm
At this point in time, no commercial resists have been
created in industry that can successfully utilize the 1 57nm
wavelength for production. In order to demonstrate
imaging capability at this wavelength, a new and
innovative resist process must first be researched and
developed. However, instead of relying upon
manufacturers to develop a brand new resist design, a
number of resists employed in older technologies were
investigated in this experiment through the use of ultrathin
resist coatings and top surface imaging (TSI).
One other disadvantage of the transition to 1 57nm is
that traditional fused silica masks are too absorptive at
1 57nm, and cannot be used for this experiment. Calcium
fluoride is being used as a substitute in industry, but due to
complications in fabrication, it was not be used as a mask
in this experiment. Therefore a hybrid reticle consisting of
a completely reflective, aluminum hardmask was used to
effectively block the radiation in the unexposed regions.
III. EXPERIMENT
Before any type of characterization of the laser began,
the optimal settings of the laser were investigated using the
initial research of the laser conversion as a starting point.
The optimal gas fill settings found for the laser were set at
85mbar of buffered F2 with the Helium introduced at
3500mbar and then evacuating the system to around
3200mbar, and ran at 37.6kV and S0pps. This gas mixture
provided a substantial amount of lasing with a minimal
amount of arcing in the system. Voltage arcing tends to
damage the electrodes in the laser. The laser spectrum was
then verified through the use of a phosphor detector,
Yitrium oxide doped with Europium that had been
previously suspended in isopropanol and coated on the
inside of a blank glass mask. This is necessary due to the
fact that there is no available detector at RIT that would
not become damaged at the fluorine excimer’s high-energy
wavelength.
In order to prepare the resists for exposure in the beam
path, each of the resists was thinned out to different
dilutions and then coated onto wafers in order to determine
which thicknesses were possible and which could be used
in the experiment. Prior to coating on the hand-spinner,
the wafers were dehydration baked at 120°C for two
minutes to remove any excess moisture and then surface
primed with HMDS at 3500rpm for one minute. The
resists were then coated using a coat recipe at 4000rpm
and soft baked at 120°C for three minutes. The
excessively high softbake step was utilized to help
eliminate as much solvent as possible leaving only the
resist polymers to crosslink in the exposure system. Table
j 1 gives the resist coat thickness for each dilution as well asthe modified refractive index (calculated using the Cauchy
coefficients) that was necessary for accurate measurement
on the Nanospec.
Once the thicknesses were measured on the Nanospec
and recorded, the wafers were then scribed into small
pieces. Breaking the wafers up is a necessary step due to
the fact that there is no optic setup on the excimer laser
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Table 1: Resist Thickness and Refractive Index data
Resist Dilution Coat Refractive
Thickness Index
(4000rpm)
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and there is no wafer stage, but the wafers must be
somehow placed into the exposure beam path. This was
accomplished by designing and fabricating a modified
wafer chuck (see figure 4), constructed of PVC piping and
a glass mask blank. The addition of the N2 inlet and outlet
are necessary so that a nitrogen purge may be introduced
into the exposure path to remove any hydrocarbons and
oxygen that may absorb the 1 57nm radiation.
The pieces of the wafers were then covered in an
aluminum hardmask and placed directly onto the glass
plate using adhesive on the backs of the wafers. Each of
the resists was then subjected to timed exposures on the
laser and then developed in a low normality CD26
developer to bring out the features.
Prior to developing the Shipley 248nm UVIII resist,
however, an additional two-minute post-exposure bake at
120°C was employed in order to activate the chemically
amplified resist reaction.
IV. RESULTS AND CONCLUSIONS
Once all of the thickness measurements for each resist
were fmally performed and the data collated, it was placed
into Microsoft Excel for graphical analysis. It could be
seen through the use of the characteristic curve plots that
the most frequent exposure mechanism for the resists was
of a negative nature. This would be due to the high-energy
1 57nm wavelength crosslinking the polymeric compound
in each of the resist systems. All three of the resists
exhibited this negative nature with a dose to gel or a timed
exposure to gel, while the very thick (—6500A) UVIII
resist exhibited positive resist characteristics.
The characteristic curves (see graphs 1-4 on next page)
were each plotted similarly to conventional lithographic
means, however, without a true dose detector, the real
exposure dose could not be found. This leaves the graphs
with a normalized thickness of the resist as a function of
the log of the timed exposure in seconds. This does not
present any real issues in terms of characterizing the
resists, but it does, however, leave the contrast or gamma
values calculated from the graphs as only comparative
values between the three resists. These gamma results
cannot be treated as conventional contrast values until they
are re-calculated when the exposure dose of the excimer
laser can be found.
Both the MXP8 and APEX-E demonstrated very
successful negative resist qualities with distinctive
exposures to gel and steep on and off contrast curves. The
APEX-E had the highest gamma of 301 with about a 200A
increase in thickness after exposure due to crosslinking.
All of the values from the characteristics curves are
summarized in table 2 below.
Table 2: Summary of Characteristic Curve data
Resist Gamma Thickness Action Exposure to
Loss! GellClear
Gain (sec)
MXP8 55 +86A Neg. 9
APEX- 301 +210A Neg. 18.8
E
UVIII 154 +130A Neg. 9
UVIII -12 -527A Pos. 300
‘2 inlet
— glass plate
Figure 4: Photo of wafer chuck
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Graph 3: Normalized UV3 Resist Contrast Curve (Thin) Graph 4: Normalized UV3 Resist Contrast Curve (Thick)
It is interesting to note the results obtained for the
UVIII resist. At very thick resist coatings of around
6500A, the chemically amplified resist attempted to act as
a positive resist, but fell short with a great deal of
scumming and a poor overall nature to the characteristic
curve. However, at a very thin coating of around 945A,
the resist attempted to take on negative characteristics with
a very short dose to gel of about nine seconds. This can be
understood to be competing mechanisms within the resist.
On one hand, the chemical amplification is a positive
acting mechanism trying to use the exposure energy to
rapidly dissolve the exposed regions, while at the same
time some crosslinking of the polymer is happening in the
same regions. This creates the lackluster appearance for
both characteristics curves.
In conclusion, lithography at I 57nm will defmitely be
the next feasible technology node for exposure systems.
However, new resists or processes may need to be
developed in order to compensate for the current lack of
useable resists in manufacturing. Single layer resist
processing, utilizing ultrathin resists, may become
possible, but certain constraints may be introduced such as
a higher susceptibility for defects and problems with
current metrology tools. A more feasible approach for
production may be the use of a bilayer or silylation
schemes that involves thin imaging layers on top of a
thicker planarizing layer and a dry etch stop such as in the
DESIRE process. Either way, 157nm lithography will
help guide microlithography into the sub-lOOnrn realm.
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Oxidation Kinetics of Nitrogen Implanted Silicon
Nathaniel E. Wescott
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract- Incorporation of nitrogen into the silicon
lattice has been shown to severely retard the oxidation
rate. The objective of this experiment was to determine
a) whether it was a damage related issue and b) the
kinetics. Equal doses of silicon were implanted along
with the diatomic nitrogen (AMU 28) to determine
whether it was a damage related issue. The added
silicon did not hinder or benefit oxide growth. From
this experiment, the oxidation rate of nitrogen
implanted silicon can be best fit by the use of a linear
model. Surface charge analysis indicated that flatband
charge, interface trap density, and lifetime increased
after nitrogen implant.
1. H~TRODUCTION
The use of nitrogen in oxidation is becoming more and
more necessary as the gate oxide reaches sub 50
Angstroms. Boron doped poiy gates allow boron to
punch through the thin oxide layer and cause unwanted
device failures. Hot carriers pose a similar threat at
said thicknesses. Nitrided oxides can be an effective
barrier to impurity diffusion.
Another benefit to nitrogen assisted oxidation is the
control of oxide growth. Since nitrogen severely
reduces the oxidation rate, it is much easier to grow
controlled thin oxides.
2. EXPERIMENTAL RESULTS
Diatomic nitrogen (AMU .-~28) was implanted into half
a (100) p-type wafer at 7OKeV through a 950
Angstrom screen oxide. The other half of the wafer
was then implanted with equal doses of silicon
(AMIJ-.-28) at the same energ~’. The doses were 0,
2e13, 1.1e14, 4e14, 9e14 cm. Figure 1 shows the
predicted range and straggle of the nitrogen implants.
Figure 1: TRIM Simulation of N2 implant.
Fifteen wafers were used which allowed for five doses,
three temperatures, and four times.
Once implanted, the oxide was stripped using a buffered
oxide etch for 45 seconds. An RCA clean was then done
in order to remove any other possible contaminants.
Oxidation was performed on every dose at 850°C,
900°C, and 950°C for times of 5,10, 15, and 20 minutes in
dry 02. Due to constraints, only one group (consisting of
every dose) of wafers could be tested for each temperature.
Therefore, in order to obtain thicknessess for the multiple
times, the wafers were soaked for 5 minutes, unloaded,
measured, and soaked again for another 5 minutes (up to
20 minutes). To decrease the amount of unwanted oxide
growth caused by moisture, the wafers were loaded and
unloaded at 700°C in N2.
After each oxide growth, the wafers were measured
along 15 sites using ellipsometry. Tables 1 and 2 describe
the average values for each wafer on both the silicon
implanted side and the nitrogen implanted side.
Co..,lete ( 999 1~rno )
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Table I: Oxide Thickness for various Si implants
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~4;~ 109 103 47 18 1
1(~fl~t 212 205 12.5 44 2.6
~njt~ 304 307 206 79 35
~ 38.8 39.1 29.2 10.2 4.3
~tl** 245 232 142 39 15
1O~t~i 453 447 32 82 35
~1~*T*w 675 676 554 175 57
829 83.3 71 24.1 7.5
~ 449 439 321 73 27
18n~ 843 856 732 239 62
~ 1179 1200 1101 537 94
:i~ 148.6 152.3 142.1 85.3 12.7
Table 2: Oxide Thickness
As shown in table 1, the oxide thickness from the
silicon implant was about the same as the thickness for
the non-implanted wafer for all doses. Minor variation
was simply due to wafer placement and furnace error.
It can be seen that the silicon implant neither benefited
or hindered the oxidation rate. From this, it can be
deduced that implant damage and silicon implant prior
to oxidation do not effect oxidation.
Conversely, the rate of oxidation was severely
impaired by the nitrogen implant when compared to the
non-implanted wafer (table 2). When plotted versus
time, it can be seen that the oxidation follows a linear
trend (Figures 2-4). The model can be best fit by the
standard linear equation:
xox=clt+c2
Where C1 and C2 are constant growth rate and initial
oxide thickness and t is time in minutes.
These plots also emphasize the importance of dose.
They clearly show a significant reduction in growth
rate for doses greater than 1. 10e14 cm2. This is largely
in part of nitrogen’s inherent properties, which are still
Figure 2: Oxide Thickness versus time for
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Figure 3: Oxide Thickness versus time for different
N2 implant doses at 900°C
under investigation. It should also be noted that the
best fitting lines occurred at the 9e14cm2 dose. And
further more, the slope (oxidation rate) doubled after
each temperature increase.
The statistical program RS/l was used to derive a
model equation for C1 and C2 from the gathered data.
It determined that constant C1 was dependent on dose,
temperature, dose*temperature, and temperature2. The
r2 value was calculated to be 0.99. The C2 value was
found to be dependent upon dose2. However, it was a
very poor fit, having a r2 of 0.44. Table 3 shows the
corresponding values for C1 and C2.
Table 3: C1 and C2 for N2~ Oxidation
—
~
0 1 ~ 21 39~ 57 6~ 27’~
21XE~* 1.9~ 1 4~4 39 7~i 12~57
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Figure 4: Oxide Thickness versus time for
different N2 implant doses at 950°C
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Figure 5: Flatband Charge
Surface charge analysis was performed upon a 4e14 ACKNOWLEDGEMENTS
cm2 doped wafer. It concluded that there was a rise in
flatband charge, density of interface traps, and carrier The author would like to thank Dr. Santosh Kurinec
lifetime on the nitrogen implanted side (Figures 5-7). for the guidance throughout this project, Dr. Mike
Jackson for assistance with the surface charge analyzer,
3. SUMMARY and Karl Hirshman for assistance with the DOE.
The effect of silicon implant prior to oxidation was
negligible, as was the effect of implant damage. The
effect of the nitrogen was profound. It relied heavily
upon dose and temperature to a certain extent A
medium dose of 9e14 cm2 of nitrogen grew 4.3
Angstroms after 20 minutes at 850°C compared to 38.8
Angstroms from the undoped sample. The model was
best fit by a simple linear relationship. There is some
discrepancy in the C2 value. Surface charge analysis
revealed that implanting with nitrogen increases
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Figure 6: Density of Interface Traps
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Plasma Induced Damage to Thin Gate Oxides
Dustin L. Winters
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Abstract - Two mechanisms of plasma processing
damage to thin gate oxide structures were studied.
Thin 17.5 mu oxide on Si substrate structures were
studied after direct exposure to a oxygen plasma
environment with surface charge analysis and
breakdown voltage measurements. A second antenna
structure was used to study the charging effects of an
oxygen plasma on 17.5 nm gate oxides through
breakdown voltage measurements. A correlation was
found between duration of plasma exposure and the
extent of damage in terms of decreased dielectric
strength and changes in oxide charge levels for both
experiments.
INTRODUCTION
IC fabrication has become dependent on plasma processes
for the anisotropic etching of polysilicon, alununum,
oxide, and polymers/photoresist (ashing). Within a
plasma, wafers are exposed to charged particles, in the
form of reactive ions and electrons, as well as high
energy photons. Both of these have been determined to
cause damage to CMOS processes with sub-micron
geometries.
CMOS designs are most vulnerable to damage in the area
of the thin gate oxides. One source of damage is a result of
direct exposure of the gate oxide to the plasma. UV
radiation and charged particles in the plasma induce
dangling bonds and trapped charges in the oxide in
regions which are directly exposed to the plasma ambient
[1]. Damage can also result when the gate oxide in not
exposed directly to the plasma by a mechanism referred to
as “charging~”. Charging is the condition where gate
conductors collect a charge from the plasma which in turn
forms electric potentials across the wafer [2,3,4]. If the
voltage at the gate is sufficiently high, then the current
will discharge through the gate oxide by Fowler
Nordheim tunneling or, at the highest voltage levels, will
result in breakdown of the oxide.
Antenna structures have been used in previous studies to
investigate the effects of charging [2]. In their simplest
form antennas are large metal or polysilicon features on
the surface of the wafer which cover a smaller gate region.
The charge is then collected over the entire antenna area
while discharge is focused through a smaller gate area.
This damage results in several negative effects for CMOS
devices including; shifts in threshold voltage [5],
increased gate leakage current[3], decreased oxide
breakdown voltage[2], and general yield loss. Increased
leakage current and oxide breakdown can both be studied
with simple capacitor devices which employ antenna ratio
structures [6]. Furthermore, if the metal layer completely
covers the thin gate oxide, the device will be protected
from damage caused by UV radiation and ion
bombardment and the effects of charging can be isolated
[1,2].
Damage is believed to occur primarily during the over-
etch period of plasma processing [2]. For photoresist
ashing, this is the time when the metal gates are directly
exposed to the plasma. For polysilicon and metal etching,
the devices are also most vulnerable during over-etching
because at this time the gate structures become isolated
from each other.
EXPERIMENTAL DESCRIPTION
Two experiments were designed to test for charging and
direct exposure damage using the RIT GEC plasma cell.
First the effects of charging were studied by building
capacitor like antenna devices (see figure la). These
devices required two lithography steps to open holes in the
field oxide for gate oxide growth and to pattern the Al
antennas. A second device which uses only a thin oxide
with no field oxide was fabricated to study direct exposure
effects (see figure ib).
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Figure 1. Side view of test structures. (a) Antenna
structure used to test for plasma ‘charging’ damage. (b)
Thin oxide structure used in ‘direct exposure’ damage
experiment.
The charging test device was subjected to plasma
processing (100 W, 200 mT, 30 sccm 02) after fabrication
was completed. This plasma was not intended to perform
any function in device construction, its purpose was to
simulate over etching conditions. Breakdown voltage was
then measured using an HP4145B parameter analyzer.
The direct exposure test device were subjected to the
experimental plasma (40 W, 200 mT, 30 sccm 02) after
the gate oxide growth. Surface charge analysis was
performed using a Semitest SCA2500 before and after the
plasma. These devices were then returned to processing
to add the capacitor plates and back side aluminum.
Finally, breakdown voltage was determined using the
HP4145B parameter analyzer.
EXPERIMENTAL RESULTS
The antenna structure devices used in the ‘charging’
experiment were tested for shifts in breakdown voltage
shifts. A linear decrease in average Vbd from 25 V at 0
minutes of exposure to 23 V at 20 minutes of exposure
was observed as illustrated in figure 2.
0 10 20
Plasma Exposure Duration (mm)
Figure 2. Charging experiment breakdown voltage
measurements.
The ‘direct exposure’ devices were also tested for changes
in breakdown voltage. Given the planar structure of these
devices, applied voltage can easily be converted into
electric field by dividing by the oxide thickness of 17.5
nun. The theoretical maximum for applied field before
breakdown for Si02 is 10 MV/cm. A histogram of the
measured values for devices tested on each wafer for 0
mm, 2 mm and 20 mm plasma exposures is presented in
figure 3. A control sample, labeled as ‘no plasma’ is also
listed which yielded at approximately the theoretical
maximum. The 0 mm sample was placed in the plasma
chamber for 10 mm with gas flow but no power. A 10
mm sample was also prepared but was destroyed during
aluminum processing.
Electric Field [MV/cm]
Figure 3. Direct exposure experiment histogram showing
percentage of devices tested vs. the applied electric field
required to cause breakdown.
A slight decrease in the electric field required to cause
breakdown was observed for the 0 mm. sample compared
to the control sample. This is likely due to particulate
contamination from the plasma chamber. However, most
devices still tested in the high range (7 to 10 MV/cm).
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number of failures at low electric fields in the 1 to 5
MV/cm range. Finally, the 20 minute sample showed the
greatest number of devices breaking down in the low
range.
The direct exposure devices were also measured after
plasma processing with the Semitest SCA2500 surface
charge analyzer to detect for changes in oxide charge
concentrations. The control sample, 0 mm., 2 mm., and
10 mm. plasma exposure duration samples all averaged
+3E10 charges/cm2. The 20 mm. exposure duration
sample, however, showed shifts toward —4E1 1
charges/cm2 in a ringed pattern around the center of the




Figure 4. Output from suface charge analyzer for the 20
minutes of direct plasma expsoure sample showing the
shift from +2E10 at the center and edges of the wafer to —
4E1 1 in ringed pattern at mid-radius.
This pattern can be explained by the non-uniform electric
fields believed to be generated in the plasma system.
CONCLUSION
Plasma damage occurring through a ‘charging’
mechanism was found to result in a lower breakdown
voltages which decreased linearly with increased plasma
exposure duration. Plasma damage occurring through a
‘direct exposure’ mechanism was found to result in both
lower breakdown voltages and a shift in oxide charge
density for the sample with the greatest plasma exposure
duration (20 mm). Therefore, plasma processes during
CMOS fabrication should be optimized to minimize these
negative effects on gate oxides.
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Abstract - An alternative to the single floating gate on a
standard EEPROM device could be a continuous semi
insulating layer in which the distribution of charge can
be controlled. By partial oxidation of porous silicon, a
new material named Oxide Passivated Nanocrystalline
Silicon (OPNSi) is formed, which has embedded Si
nanocrystals in a porous glass structure. With oxide
barriers between silicon nanocrystals, carriers can be
confined to the silicon crystallites or trapped at
interface states on the surface of these nanocrystals.
With the assistance of an electric field, carriers can
undergo direct tunneling through the very thin barriers
and alter the charge distribution within the OPNSi
layer. The placement of charge within the layer will
determine the field-effect on the underlying silicon
substrate. A nondestructive read would take place at
low control-gate bias, and possibly result in faster
write/erase cycles compared to traditional EEPROM.
Another fundamental limitation of today’s flash
EEPROM is that each memory cell requires a pass-gate
and a 3-terminal transistor structure, which limits the
size of each cell. The OPNSi Diode will also be
investigated as a possible candidate for a 2-terminal X
point array memory device.
I. Objective
The purpose of this project was to investigate the
feasibility of two different kinds of memory devices which
use OPNSi as the “memory material”. One of the memory
devices studied was a traditional EEPROM-like structure,
which focused on the effect of altering the charge
distribution within the 0.4j.tm thick OPNSi film. The
second approach involved investigating a two terminal
cross-point array concept by investigating the effect of
charge transport through the film.
II. Introduction
Traditional EEPROM memory devices involve
Fowler-Nordheim (F-N) tunneling through a thin oxide
layer (100 A). A control gate, which is placed above the
floating gate separated by an oxide layer, controls the
source to drain current and the electric field across the
tunnel oxide (Figure 1). A high voltage on the control
gate, such as I 5V is used to increase the electric field close
to 1OMV/cm, which creates a steep bend in the Si02
energy band, forming a triangular potential barrier.
Electrons then tunnel through this thinned potential barrier,
upwards to the polysilicon floating-gate. Electrons are
transferred back and forth between the floating gate and
the substrate in order to store information. This
information is read by applying a much lower voltage bias
on the gate and measuring the resulting transistor current.
The idea behind replacing the floating gate and
the thin oxide layer with OPNSi would involve the shifting
of charges between silicon nanocrystals. The formation of
porous silicon material introduces lots of surface area and
trap sites due to the electrochemical anodization of silicon.
The passivation of porous silicon with Si02 results in a
high density of interconnected silicon crystallites,
separated by very thin oxide layers (Figure 2). With the
assistance of an appropriate electric field, electrons tunnel
through this very thin oxide (—10-15A) layer and can
transfer between the silicon crystallites. Shifting the
charge distribution within this film will influence the field
effect on the underlying substrate, thus controlling the
threshold voltage (C-V shift) in the transistor (capacitor)
structure.
Floating gate
Figure 1. EEPROM — F-N tunneling
..100000. ~OOn.
1148 ~81IO6 P46—~4 -~TN ~ .9 .8f3
Figure 2. OPNS1 Diode Structure
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Figure 3. Fabricated Capacitor
An OPNSi capacitor was fabricated, as shown in
figure 3. A high voltage is used to write/erase the device,
whereas a low bias (or zero bias) can be used for a read
operation. A high positive voltage (write-bias) will shift
electrons up towards the OPNSiJLTO interface, causing
the capacitor to remain in inversion once returned to a
zero-bias condition. A high negative voltage (erase-bias)
will shift the distribution of electrons toward the
OPNSi/silicon interface, causing the capacitor to remain in
accumulation once returned to a zero-bias condition.
Since the direct tunneling takes place at a much
lower electric field as opposed to F-N tunneling, this type
of structure may result in lower operating voltages and
faster write/erase cycles. An OPNSi gate EEPROM may
also eliminate “over-erase” problems because of self-
limiting charge redistribution due to Coulombic forces.
4W!.?.!.
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III. Experimental Procedure
A series of experiments was designed to
investigate the effects of surface disorder prior to
anodization, film porosity, film thickness, passivation and
the anodized substrate type on the current transport in the
diode structure. Figure 5 illustrates a sample I-V curve for
one of these samples. The voltage at l00mA and the
differential conductance were recorded. After the analysis
of the resulting data, the following conditions were
determined to be the optimized values for the responses:
• Substrate Preparation
- Induced surface disorder prior to anodization
- 1E14 ions/cm2 BF2 implant
- 900°C, 7 hours of steam oxidation
• Anodization Conditions
-Time:2min.
- Current: l35mA. (J = 3.5mAIcm2)
• Porous silicon anneal (to form OPNSi)
- 900°C for 1 5mm.
Capacitance
The cross point array concept is the idea of
making a 2 terminal (gate & substrate) memory device as
opposed to a 4 terminal (drain, gate, source & substrate)
memory device. This concept would require an I-V
hysteresis as opposed a C-V hysteresis. A reversible
change in resistance may result from an adjustable level of
trapped charge, resulting in different levels of charge
screening, thus effecting transport in conductive pathways
(Figure 4). The cross point array memory device could be
programmed and read through the same two terminals,
thus providing an increase in the packing density of
memory cells. A change in resistance for OPNSi diodes
(structure shown in figure 2) was initially observed after
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Figure 6. C-VAnalysis of the Capacitor Structure
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C
Voltage Sweep
Figure 7. C-V Hysteresis
seen in figure 7. Another very important observation was
at “zero bias” testing. After “writing” the device was
programmed to inversion (capacitance 80pF), followed
by erasing which programmed the device to accumulation
(capacitance I lOpF), immediately followed by a zero-
bias stability test. and pulling up the capacitance to 11 OpF,
zero volt “read” was performed. The purpose of this “read”
was to quantif~’ the charge holding capacity of this device.
After about 6 minutes of “zero bias”, the capacitance
relaxed back down to about 80 pF (Figure 8). This was a
key issue for this device. It was possible to store
25” information, however, the information was lost due to the
relaxation/redistribution of charge within the OPNSi film.
These results were consistent with observed
behavior during the I-V analysis fabricated OPNSi diodes
(without the LTO). A voltage shift of around 2V at
I OOmA forced current was induced by a +1- 20V bias prior
to the measurement. A voltage between 7.5V and 9.5V
could be observed at the same current level, depending
upon the preceeding bias. Although measureable, this
effect was very short-lived.
~25” 25”
Voltage Sweep
Figure 8. Charge Relaxation IMemory Loss
These optimized values were used to fabricate the
desired C-V structure (Figure 5). 1200A of low
temperature oxide (LTO) film was deposited by a low-
pressure chemical vapor deposition tool. This would form
the insulating layer between the aluminum control gate and
the OPNSi film. C-V measurements were performed on
this device. A voltage sweep from —25 V to +25V was
chosen to observe the C-V hysteresis. The high positive
bias (+25V) was used to “write” this sample. After a
minute of “write” condition, voltage was swept negative,
which was also used to “erase” the device (see figure 6).
After completion of this testing, zero bias testing followed
in order to observe the charge relaxation tendency of our
device.
IV. Results
The C-V analysis was utilized to test the
functionality of this device. Initial results were very
encouraging. A significant voltage shift was observed
during this analysis. However , the voltage shift (AV) was
not stable. A ~V range of 8.6V to 2.3V (within wafer) was
observed. Also, there was a variation in the measured
capacitance values (130-110 pF during “write” cycle, 74-
85 pF during “erase” cycle). Sample C-V curves can be
V Conclusion
The charge distribution in the OPNSi film was
determined to be unstable which caused the variation in the
voltage shift and capacitance values. OPNSi was also
determined to be a leaky material. It took 6 minutes to
discharge the capacitor and bring it to an equilibrium state
(Figure 8). Also the write/erase voltages were too high (+/-
25V). Writing and erasing was too long (1 min.) OPNSi
does not seem feasible as a non-volatile memory device
because of the unstable charge distribution nature,
however, a dynamic two-terminal memory device may be
feasible in the future. Fabricating more capacitor samples
with an organized design of experiment will help explore
the secrets of this material. Also investigating the effects
of the porous silicon size on the C-V curves may be a
strong lead in manufacturing these devices.
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Integration of SiGe Resonant Interband Tunneling Diodes with RIT CMOS
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Abstract- This study investigates the integration of
SiGe resonant interband tunneling diodes (RTD) with a
standard silicon p-well CMOS process. It is feasible to
build the RTD devices on the MOS source/drain
regions if the RTD process did not degrade MOS
devices. Besides, some etch selectivity issues need to be
addressed. MOS transistors were subjected to the
thermal cycling of the molecular beam epitaxial growth
process and the rapid thermal anneal used in the
fabrication of RTDs prior to contact formation. No
destructive effects on the operation of NMOS and
PMOS devices were observed. NMOS devices
exhibited a positive shift of about lOOmV in threshold
voltage, while transconductance was reduced by about
5%. PMOS devices exhibited under 5% change in both
threshold voltage and transconductance. The CMOS
devices were proven to be compatible thermally with
the RTD device fabrication process.
INTRODUCTION
Tunnel diodes were first discovered by Leo Esaki in
1958 while studying bipolar transistors.[1] Tunnel devices
exhibited multi-valued I-V characteristics as well as
negative differential resistance and high-speed transient
response. These properties made them very interesting,
but due to the lack of a Si-based manufacturing process,
they have seen little commercial exposure. To date 111-V
material systems are the only ones which realize fully
integrated tunnel diodes and transistors. [3]
Sthom~Ocd~grem af the Si/SlOe/Si RJTD Steidure
In the early 1990s SiJSiGe resonant tunneling devices
were demonstrated. In the last few years further
improvements in the manufacturing of these devices has
been made. Peak-to-valley current ratios for these devices
have been measured at 1.54 at a peak current density of 3.2
kA/cm2 [2]. These devices were fabricated using
molecular beam epitaxy (MBE) followed by a thermal
anneal. This process is compatible with current Si-based
CMOS manufacturing, unlike the previously mentioned
Ill-V RTDs.
PROPOSED INTEGRATION
Due to the high sensitivity of the RTD devices to
thermal steps it was decided that the fabrication of these
RTD devices should occur after the bulk of the CMOS
devices were completed, but before metallization. The
aluminum used in the wiring of the transistors would not
be able to withstand the temperatures that the MBE
process uses. While the RTD device mesas were being
etched, the CMOS devices would also need some sort of
protective layer. With this in mind, the decision was made
to present an integration scheme that involved the CMOS
wafers being taken right before the contact cut etch step.
The wafer would be completely encased by CVD
deposited low temperature silicon dioxide (LTO) which
should provide adequate protection for the CMOS devices
from the RIE step necessary for RTD mesa formation.
Also there would be no metal on the wafers.
RIE would be used to open up windows in the LTO for
the formation of the RTD mesas. MBE growth would
follow, covering the entire wafer with the Si/SiGe/Si stack.
It has been noted that over the LTO the Si./SiGe/Si
epitaxial stack would not grow as single crystal stack.
After the MBE growth a refractory metal etch mask would
be deposited and patterned to delineate the areas where the
mesas would be. Following this step the contact cuts
would be etched, still using the refractory metal mask to
protect the RTD devices. After contact-cut etch the
refractory metal would be removed as it would be no
longer necessary. The final CMOS steps of metallization,
photo and sinter would then be performed as usual. A
final cross-section can be seen in Figure 1.
100 nm n+ Si (Sb doped)
Sb-delta doping plane
4 nm undoped SiGe
B-delta doping plane
100 nm p. Si(B doped)
p. Si substrate
Figure 1: Schematic Diagram of RITD Structure
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Figure 1: Final Integrated Cross-section
A thermal study of the impact of RTD device
fabrication was performed on the p-well CMOS process
(PW-3) developed at the Microelectronic Fabrication
Facility of the Rochester Institute of Technology. A
completed CMOS wafer was taken and three NMOS as
well as three PMOS devices were tested. The wafer was
then stripped of aluminum and RCA cleaned to insure a
clean surface for the subsequent steps. The aluminum was
removed from the wafer due to the fact that Al would melt
and diffuse into the silicon at the temperatures to be used
in the subsequent thermal steps. A rapid thermal furnace
was used to simulate the RT1) growth and anneal
processes. The simulation consisted of a 320 °C for 30
minutes, followed by 500 °C for 5 mm, and finally 700 °C
for 1 minute. All of the thermal steps were performed in a
N2 ambient so that the wafer surface would remain
unchanged. After the thermal treatments, Al metal was
deposited on the wafer using evaporation. The wafer was
patterned using a GCA Mann g-line stepper and wafertrac,
and then developed. Finally the wafer was placed in a
furnace for 15 minute at 450 °C in H2/N2 (5%’95%)
ambient for sintering. The same transistors were then re
tested and the results were recorded.
RTD
Table 1 shows the results obtained before and after for
the three wafer sites tested. Site one corresponds to the
center of the wafer, while site 2 and site 3 correspond to
n—t~’pe substrate
RESULTS
Table 1: Thermal Simulation Results
Site I Before After
NMOSVT(mV) 427 547 120
NMOS gm (11c2) 2.65E-05 2.68E-05 3.OOE-07
PMOS VT (m~ -424 -442 -18
PMOS gm (1I~2) 9.1IE-06 9.16E-06 5.OOE-08
Site 2 Before After
NMOS VT (my) 568 670 102
NMOS gm (1I≤2) 2.51E-05 2.40E-05 -1.IOE-06
PMOS VT (mV) -833 -841 -8
PMOS gm (1/12) 1.IOE-05 1.06E-05 -4.OOE-07
Site 3 Before After
NMOSVT(mV) 363 467 104
NMOS gm (1/12) 2.52E-05 2.30E-05 -2.20E-06
PMOS VT (my) -742 -717 25
PMOS gm (1/12) 8.13E-06 7.98E-06 -1.50E-07
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the right and left sides of the wafer respectively. For the
tests the flat was oriented away from the probe operator.
The PMOS devices remain largely unchanged, with a few
mV shift in VT and a few % decrease in transconductance.
The NMOS devices exhibited about a lO0mV shift in V~
and under 10% decrease in transconductance.
CONCLUSION
The thermal simulation on CMOS devices has proved
that the RTD device fabrication process is not destructive,
and can be integrated with standard Si-based CMOS
processes. A small degradation in CMOS performance
should be expected, but this can be accounted for in
previous CMOS thermal processes, and perhaps the VT-
adjust implant step for NMOS devices.
FUTURE WORK
In the future, a plasma etch chemistry and appropriate
etch stop should be investigated. The selectivity of the
SiJSiGe/Si to LTO and the banier metal used should also
be investigated. A thermal study on the impact of the
sinter step should also be done on the RTD devices.
Finally masks and a circuit utilizing integrated CMOS and
RTD devices should be created.
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Abstract- The development of an anisotopic
Tungsten Suicide etch that will provide good
selectivity to photoresist as well as an underlying
oxide has been studied. It has been found that by
reducing the amount of fluorine (SF6) in the system
and increasing the chlorine concentration, slightly
tapered sidewalls can be achieved without the use of
a polymer forming gas. An optimum process was
developed on an Applied Materials P-5000 MxP
system. A condition of 10 sccm SF6, 40 sccm Cl2, 20
sccm 11e02 at 30 mTorr, and 400W presents slightly
tapered sidewalls with within wafer uniformity of
4.85%. The selectivity of Tungsten Silicide to
photoresist and oxide is 0.89, and 3.07 respectively.
An experiment was also conducted in which
comparable etch rates of 57A/sec were obtained using
a first order approximation of power densities
between the P-5000 MxP and a GEC Plasma Cell
located at the Rochester Institute of Technology.
1. INTRODUCTION
Refl~ctoiy metal suicides have become increasingly
important materials in the ULSI era. Materials such as
TiSi~, MoSi~, WSi~, and TaSi~ have found uses in
semiconductor manufacturing due to their low
resistivity, high temperature stability, good
electromigration resistance, and excellent optical and
electrical properties. Refractoiy metal suicides have now
found applications in a wide variety of technologies
ranging from CMOS and BiCMOS to CCD applications.
With suicides finding a wider range of applications in
the semiconductor industiy, new processes need to be
developed for these materials. The development of an
anisotropic WSi,~ thy etch process that would provide
high selectivity to oxide was the focus of this
experin~nt.
A considerable amount of work has been done in
developing etch processes for WSi~ using a wide variety
of process conditions [1-3]. This project was restricted to
a limited subset of useful process gases. It has typically
been reported that the use of polymer forming gases
(e.g. C2F~ CF4), in a WSi,~ etch process is the easiest
way of achieving an anisotropic, highly selective etch.
This experiment was designed using gas sources that did
not contain polymer-forming agents. SF6, Cl2, HBr, and
He02 were the gases that were available. The initial
experiment was processed on an Applied Materials
Precision-5000 MxP Magnetically Enhanced RIB system
(MERlE). A two level screening experiment was
designed in which the etch rates and uniformities of
photoresist, WSi~, and Si02 was determined as well as
selectivities of the WSi~ to the photoresist masking layer
and the underlying oxide. Following the initial
experiment, nms were selected based on the selectivities,
and uniformities, and were etched to endpoint and the
critical dimension and uniformity was measured and an
optimum process determined. A process translation was
then attempted between the P-5000 and the GEC
Plasma Cell at the Rochester Institute of Technology
(Rm.
2. PROCEDURE
The initial screening experiment was a six factor
two level fractional factorial design for the P-5000 to
examine the effect of gas flow, power, and pressure on a
number of output responses. Table 1 below shows the
experimental design. The design was
Table 1: Experimental Design for the P-5000
Input Parameters Levels Output Responses
Gas Flows WSix Etch Rate
• SF6~ 10,60 sccm WSix Uniformity
Cl2 0,40 sccm Photoresist Etch Rate
HBr 0,30 sccm Photoresist
Uniformity
He02 0,20 sccm Oxide Etch Rate
Power 200,400 W Oxide Uniformity
Pressure 30,150 mTorr WSi,~ : Photoresist
Time 60 sec fixed WSi~: Oxide
Cathode Temp 10°C fixed
created using the statistical software iMP. Three center
point runs, (35sccm SF6, 20sccm Cl2, l5sccm HBr,
l0sccm HeO2, 90mTorr, 300W), were added to evaluate
experimental error. Etch experiments were run at all of
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the given process conditions on patterned resist masked
samples of 6000A of WSi~ sputtered on top of 5000A of
oxide formed from a TEOS precursor. Pre-etch step
heights were measured at 25 sites using a KLA Tencor
P-22 profilometer. With the initial step heights
measured
With the screening experiment analyzed, conditions
which showed acceptable selectivity, and uniformity
were chosen for endpoint detection. Wafers were run
under the chosen process conditions for 400 sec. which
allowed for endpoint detection. The endpoint detection
system incorporated with the P-5000 was used. The
endpoint system monitored by changes in intensity at a
given wavelength. Previous work showed that the
optimum wavelength to monitor the endpoint for WSi~
was a W line at 4010A. Endpoint algorithms were
established for each process condition based on the
endpoint curve generated by the endpoint monitoring
system. After an endpoint algorithm was established for
each process. The conditions were repeated but stopped
at endpoint with a fixed over etch time. CD
measurements, (2~tm opening), were collected on the
selected wafers before and after each etch and strip.
From this CD bias, or widening of the opening, and CD
bias uniformity was determined. Oxide thickness
measurements were also collected before and after each
etch to examine the selectivity of each etch. SEM cross
sections were also taken to determine the degree of
anisotropy of each condition. The wafer that showed the
best selectivity, and cross sectional profile with the
minimum CD change was chosen as the optimum
process which was then used in a higher level
experiment that is discussed further in this report.
Based on optimum process conditions obtained on
the P-5000 work was done to translate the etch process
to a GEC Plasma Cell located at R1T. There is a
considerable difference in the chamber design of the two
tools which will result in a significant difference in the
performance of the etch between the two tools. The P
5000 supports 6” wafer processing while the GEC has an
electrode designed for 3” wafer processing. The brief
list below shows some design variables that should be
taken into account when either designing an etch process
or trying to translate a process from one tool to another.
• Distance between electrodes
• Electrode Area
• if power ramp rates
• Process pressure ramp rate(s)
• Gas flow ramp rates
• Electrode temperature
• Wall temperature (chamber)
• Shower head temperature
• Shower head pattern (gas distribution)
• Wafer cooling (He flow)
• Electrode materials exposed to plasma
(excluding wafer)
• Conventional vs. electrostatic chuck
• Load lock pressure
The etches were run for 60 sec. each and the step
heights were remeasured. Knowing that the etch would
actually remove some photoresist a second step height
measurement was made after the samples were stripped
in an 02 plasma. The samples were again measured on
the P-22, and now the etch rates of both the WSi~ and
the resist were measured as well as the uniformity of
each etch and the selectivity of WSi~ to photoresist for
each process condition
The main differences that need to be accounted for
in this work were the distance between the electrodes,
and the electrode area. The difference between the
electrode in the GEC cell is 1”. The distance between
the electrode spacing in the P-5000 is 3W’. The
difference in electrode spacing between both tools will
impact an etch with all other factors similar. The
shorter the distance between electrodes the greater the
average ion energy of the ions incident on the wafers.
This will enhance the reactivity of the etch increasing
the etch rate. Since this difference in the two tools was
known it could be accounted for when performing the
experiment and again will be addressed when the results
are discussed. Since the electrode area exposed to the
plasma could not be determined on the two tools due to
the complexity of the two chambers, a method had to be
devised to obtain comparable power densities in order to
acquire equivalent etch rates between the two tools. It
was thought by simply holding the gas flows and
pressure constant and only vaiying the power it would
be possible to extrapolate equivalent etch rates on the
two tools. This was attempted by assuming that there is
a linear relationship between etch rate and power. By
running two conditions at two different powers on the
GEC and obtaining etch rates for both conditions a
straight line could be fitted to the data through the
origin. A single condition could then be run on the P
5000 and the etch rate acquired from that run could be
interpolated onto the line generated from the GEC data.
The power needed to obtain an etch rate on the GEC
comparable to the P-5000 could then be extracted.
Figure 1 illustrates this procedure. The gas sources
supplied to the two tools was another significant
difference. SF6 was the only common gas supplied to
the two tools, therefore a complete process could not be
translated once comparable etch rates had been
achieved. Since SF6 etches WSi~ isotropically, a process
could not be developed in which SF6 is the only gas
supplied to the chamber and achieve the desired output.
SF6 is useful only with biased masks or when large
ACD’s do not pose a problem. However, the approach
used to find the power needed on the GEC to give the
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necessary etch rate found on the P-5000 work could be
used to develop a process in which other gases like a
fluorocarbon gas and some oxygen could be added to the
system.. Using a polymer forming etch would minimize
the lateral etching nature of SF6 alone, and provide
better selectivity to underlying oxide layers.
Figure 1 Relationship between etch rate and power, and proposed
extraction of equivalent etch rates between the P-5000 and GEC.
Etch rates obtained on GEC at
Etch rate obtained on P-5000
ower needed to obtain equivalent etch rate on GEC
• SI IN 13 311 334 340 354
3. EXPERIMENTAL RESULTS
A.) P-5000 Screening Experiment
With the design issues addressed, the initial screening
experiment was done on the P-5000. Table 2 shows the
process conditions run in this screening experiment. The
process conditions were run on samples with photoresist
patterned on 6000A WSi~ on 5000A TEOS oxide, and
on samples with only 5000A of TEOS. All samples had
patterned 1.9~.tm resist masks to allow for accurate step
height measurements. Etch rates, uniformity, and
selectivity were detennined for each process condition.
Table 3 below shows the average etch rates for WSi,~,
photoresist, and TEOS oxide as well as the selectivity
between WSi~ and photoresist and WSi,~ and oxide. It
can be seen from Table 3 that there are
Table 2: Initial screening experiment on P-5000
~:::::~~~; ~~~~ ~ ~
1 36 20 15 10 90 300 1
2 60 0 30 0 150 200 0
3 10 40 0 0 150 200 0
4 60 0 0 0 30 400 0
5 60 40 0 0 160 400 0
6 60 40 30 0 30 200 0
7 60 0 30 20 30 400 0
8 10 40 30 20 150 200 0
9 10 0 30 20 30 200 0
10 60 40 30 20 150 400 0
11 60 40 0 20 30 200 0
12 10 0 0 0 30 200 0
13 10 0 0 20 150 400 0
14 10 40 0 20 30 400 0
15 10 40 30 0 30 400 0
16 60 0 0 20 150 200 0
17 10 0 30 0 150 400 0
121
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significant variations in etch rates of the three films.
This is due to a number of factors, and the statistical
software package JMP was used to see what effect each
input parameter had on the output responses defined in
the beginning of this reporl Table 4 shows the impact
the increase in each input factor has on each output
response. From the screening experiment, conditions
were selected for endpoint detection.
A.) Endpoint Detection and CD Bias Analysis
Nine process conditions were selected based on
selectivity and uniformity. These conditions are shown
in bold font in Table 2 as well as Table 3. These
conditions were run for 400sec. while the endpoint
monitoring system on the P-5000 monitored the
intensity of the plasma at a specified wavelength, of
4010A. With the endpoint traces obtained, seven
process conditions were chosen for CD bias
measurements. These conditions can be found in bold
and italic font in Table 2. Conditions 7 and 8, in Table
2, were removed from the original nine because they
showed no signs of endpoint in the 400sec.
Table 3: Etch rates and Selectivity
WSLx ER PR ER Oxide ER WSix: PR WVix:Oxide
1 32.50 23.69 13.19 1.372 2.4641
2 71.32 17.51 16.81 4.073 4.2425
3 46.54 14.77 6.81 3.152 6.8346
4 60.89 53.40 22.61 1.140 2.6930
5 106.95 78.55 27.47 1.362 3.8932
6 15.00 11.71 6.44 1.281 2.3290
7 28413 24.78 15.34 1.135 1.8335
8 14.57 5.99 3.22 4.5240
9 8.85 8.66 4.36 1.023 2.0300
10 54.53 35.93 18.26 — 1.518 2.9862
11 29.26 25.25 7.96 — 1.159 3.6764
12 20.46 21.96 10.07 0.932 2.0322
13 31.31 33.94 17.13 0.922 1.8278
14 34.30 38.73 11.16 0.886 3.0734
15 15.46 16.63 8.91 0.930 1.7351
16 77.77 27.46 15.4 2.832 5.0503
17 21.53 14.88 13.1 1.447 1.6435
etch time. Due to possible throughput issues an etch
that exceeds 400sec. is not considered a viable process.
Therefore, with the seven conditions chosen endpoint
algorithms were created for each. The process programs
were then set up to etch to endpoint instead of for a
given time. This allows for the etch to automatically
stop when each condition reaches what the programmed
endpoint algorithm defines as endpoint. With the
endpoint algorithms established pre-etch CD
measurements were taken on a Hitachi S-6200H
scanning electron microscope. Figure 2 below is a
sample SEM of a CD that was measured.
until the endpoint algorithm determined endpoint. A
short over etch was done but was not optimized sample
to sample. The resist was then removed, and post-etch
CD measurements were taken. Oxide loss
measurements were also taken using a KLA Tencor UV
1280. Table 5 below shows the CD bias, CD bias
uniformity, and the oxide loss for each sample.
It can be seen in Table 5 that there is a considerable
amount of variation in the CD bias for the various etch
conditions. This is due in a large part to the chemistries
used for the different process conditions. The by
product formations that occur during the etch have
extremely different volatiuities, which play a major role
in etch rates and CD bias. Fluorine-based plasmas have
a significantly higher volatility of reaction products than
chlorine-based plasmas do, allowing for increased etch
rates and a much more chemically reactive etch [4][5].
To promote the desorption of the silicon chlorides and
tungsten chlorides so etching can occur, ion assisted
reactions are necessaiy in chlorine-based plasmas which
will effectively decrease the etch rate and make for a
much more physical etch process. However, this
enhances the etching anisotropy, since the sidewall of
the etched film is not subjected to energetic ion
bombardment. Oxygen is often added to enhance the
etch rates of these gases [4].
Table 5: CD bias, CD bias unifonnity and oxide loss
Wafers were etched under each process condition
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CD CD Oxide Endpoint Over Etch
Bias LJnif. Logs Time (see) (see)
1 0.031 1.737 1000.91 213.3 10.6
2 0.379 3.259 860.84 116.9 5.8
3N/A N/A N/A N/A N/A
5 Ô.303 12.205 1694.44 88.3 4.4
10 0.035 0.923 1173.04 N/A N/A
14 -0.074 4.589 646.73 182.5 27.3
16N/A N/A N/A N/A N/A
3 0.096 3.090 721 258.2 12.9
10 0.009 2.351 879.31 143.3 7.1
16 1.249 7.064 975.42 135.4 6.5
This phenomena can be seen in the selected cross-
sectional SEM micrographs found in Figure 3 a-c. It
can be seen that the CD bias was relatively low in Fig.
3b and 3c. This is most likely due to the fact that
chlorine was added to the system. Figure 3a shows the
effect of a predominately fluorinated plasma. It can be
seen that there was severe lateral etching resulting in a
CD bias of—1.25j.un. Although this sample was etched
in a mostly fluorinated plasma it should be noted that
this sample was also run at a fairly high pressure,
(l5OmTorr), which will also aid in the isotropic nature
of the etch. Figure 3c is what was determined to be the
optimum etch process for the experiment presented. As
can be seen a slightly tapered sidewall has been obtained
with relatively good selectivity to the underlying oxide;
only losing —647A. It is important to point out that this
etch was processed in a plasma that contained a only
l0sccm of SF6 while 40sccm of Cl2 was added with
20sccm of He02. By examining the Fig. 3c it can be
seen that by flowing more Cl2 than SF6, that an
anisotropic profile was obtained. This is due to the fact
that the more chloride compounds were formed
requiring more ion assisted reactions, which as
described above allows for a more anisotropic etch.
However, since a predominately chlorine based plasma
was used, the time needed to reach endpoint was
lengthened. However, since He02 was added, the
oxygen was able to speed up the etch rate and result in
only a 30 sec. difference in etch time. The He02 also
allowed for the tapered sidewall due to the fact the
erosion of the photoresist by the its oxygen component.
This is important because the etch time needed to
endpoint was kept to the point where throughput would
not be an issue. Since throughput is sufficient and an
optimum etch profile was now obtained on the P-5000
the next phase of the experiment was initiated.
Figure 3: a) 60 sccm SF6, 20 sccm He02, 150 mTorr,
200W b) 60 scem SF6, 40 sccm Cl2, lSOmTorr, 400W,
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B.) Process Translation from P.5000 to GEC Cell
To begin the process translation the differences in
chamber design of the two tools needed to be
understood. The many variables that needed to be
addressed were previously listed in the Procedure section
of this report Again the main differences that needed to
be understood and accounted for were the electrode
spacing in the two tools and the exposed electrode area.
In both cases these variables could not be controlled and
were fixed for the experiment. Since the GEC has a
much shorter distance between the electrodes, and a
smaller electrode surface area it was clear that the power
density would be significantly higher on the GEC at
equal powers. This is due to the fact that a shorter
distance between electrodes leads to a higher plasma
potential, or higher ion energy. It should also be noted
that a smaller area leads to a higher current or power
density. With these differences in mind, it was
determined that the way to achieve comparable power
densities was to obtain comparable etch rates. To do
this all parameters were held constant and only the
power varied. As previously described there should be a
linear relationship between etch rate and power. Gas
flows, and pressure was chosen at 35 sccm of SF6 and
l5OmTorr. Again only SF6 could be used due to the fact
that it was the only common gas supplied to both tools.
This process condition was run on the P.5000 at 150W
for 60sec. and rendered an etch rate of 57.3Atsec was
obtained. Two samples were then run on the GEC at
200W and 300W for 60 sec. yielding etch rates of
98.6AIsec and 100.3AJsec, respectively. As can be seen
there was not a significant difference in etch rates found
on the two samples processed in the GEC. This is due
to the fact that the reactivity of the etch was so high
under each process condition that the WSi~ was
completely removed before the 60 sec. etch time was
completed. It therefore, etched through the WSi~ and
was slowly reacting with the underlying oxide making it
impossible to calculate an accurate WSi,~ etch rate. It
was therefore determined that the power and time of the
etches on the GEC needed to be lowered. A 20 sec. etch
time at 150W and 50W was randomly selected to ensure
that endpoint was not reached before the etch timed out.
After the etches were run under the new conditions etch
rates were calculated. For the 150W etch an etch rate of
102.3A/sec was obtained while the SOW etch yielded an
etch rate of 56.75A/sec. The data from these two etches
are shown in Figure 4. With the etch rates determined
for the two conditions run on the GEC Cell, the power
needed on the GEC to give an etch rate of 57.3AJsec
found on the P-5000 was estimated. To do this a line
was fit using the two GEC etch rate data points. The
etch rate from the P-5000 was then placed on that line
and the power needed on the GEC was extrapolated.
Coincidentally, it was found that to obtain an etch rate
of —57A/sec on the GEC it needed to be run at 50W
which was one of the original process conditions. With
equivalent etch rates found on two tools it is now
possible to run a comparable etch on the two tools
provided the gas chemistiy and pressure remain
constant.
Following the approach used to obtain similar etch
rates determined it would now be possible to extend the
experiment completely onto the GEC and develop an
etch process which would yield comparable etch profiles
and selectivities as the optimum process described in the
previous section. However, with the gas sources
supplied to the two tools being different this is not
possible. The GEC would require the addition of Cl2 or
a polymer fonning gas (i.e. C2F6, CF4), to allow for
anisotropic etching, and acceptable selectivity to the
underlying oxide. By adding the polymer forming gas
to the system the addition of oxygen is then required to
remove the organic polymer from the sidewalls so an
organic etch stop is not formed.
4. CONCLUSION
An in depth study of plasma etching for Tungsten
Silicide has been presented. An optimum etch process
for tungsten silicide was developed on a P-5000 MxP
and the factors that control the process were explained.
The etch yielded tapered sidewalls as well as good
unifonnity, (i.e. 4.85%), and good selectivity to the
underlying oxide, (i.e. WSi~:oxide3.07). It was found
that the addition of chlorine plays a significant role in
allowing for an etch to be anisotropic as well as highly
selective to the underlying oxide, especially when not
using a polymer forming gas.
An initial experiment was also completed in which
ion energies and power densities of both the P.5000 and
the GEC were matched, to a first order, allowing for
similar etch rates to be obtained. This experiment
showed that chamber design plays a major role in the
design of an etch process, and a process transfer from
one tool to another.
Future work is planned to further optimize the
process on the P-5000 MxP. The use of the magnetic
field capabilities on the etch process will be evaluated;
as well as the implementation of alternate focus rings to
improve the etch uniformity. A Focus ring is a glass
“cup” that surrounds the cathode and allows for a
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A process will be proposed for the GEC in which
C2F6 or CF4 will be used to generate anisotropic
sidewalls as well as improve selectivity to an underlying
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Electrolytic Plating of Copper for Advanced Interconnects
Michael T. Myszka
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract- There is great interest in the semiconductor
industry to move to copper for advanced interconnect
processing. The purpose of this study was to develop
an electroplating process so further studies in copper
processing can be undertaken at R.LT. Electroplating
was performed using the facilities available at the
University of Rochester. This system utilizes a copper
sulfate based electrolyte and an 8” wafer holder. In
order to use the electroplating tool for four-inch
wafers, a fixture was designed. Plating was performed
on Si wafers coated with adhesion and seed layer of
copper at varying current densities. Plated films were
characterized for sheet resistance. A 7% standard
deviation in sheet resistance of the electroplated layer
has been achieved with this wafer fixture design. This
variation can be explained in terms of the electric field
distribution in the electrolytic cell. The bulk resistivity
for the plated copper was found to be 2.06E-6 ≤2•cm.
Powder X-ray diffraction analysis showed that the
plated films had (110) preferred orientation
I. INTRODUCTION
Interconnect resistance and capacitance has become
increasingly important in determining packing density,
reliability, and the manufacturing cost of ICs. Copper’s
low resistivity and excellent thermal conductivity makes it
a good a candidate for the next generation conducting
material for interconnects in ICs. Copper can also handle
higher current densities which allows for smaller line
dimensions. Copper also has superior resistance to
electromigration compared to aluminum. Lower
manufacturing costs can be expected because a dual
damascene requires 20-30% less process steps. Due to a
higher level of integration per level, fewer levels of metal
are needed (about half required compared with aluminum).
Some issues that are associated with moving to copper
processing include the inability of copper to be patterned
using plasma etching due to the lack of volatile halide by
products. This requires the implementation of the dual
damascene process which takes a while to develop.
Another issue is that copper is a known fast diffuser
through Si and Si02
II. BACKGROUND
A basic copper interconnect process contains three
layers that includes a barrier layer, seed layer, and a copper
electrofill layer. A typical cross-section is shown in Figure
1. The first layer is the barrier layer. This layer prevents
copper from diffusing through oxide and silicon. If the
copper diffusion is not blocked, copper atoms can reach
the substrate and cause devices to fail. This layer must
provide good step coverage during deposition, be a good
adhesion layer for copper deposition, and must also be
easy to remove during the chemical mechanical polishing
(CMP) step. Tantalum deposited by sputtering was used
for this layer. Tantalum was chosen because it has
excellent step coverage properties and it is a highly
reactive with other metals. The second layer of the process
is a copper seed layer, which was also deposited by
sputtering. This layer offers a low-resistance path for
conduction. It also provides a nucleation layer for initiation
of the plated copper film growth. The main copper layer
was deposited with an electroplating process. The last
layer is a Si3N4 cap. This layer prevents diffusion of
copper between metal levels. It also acts as an etch stop





Figure 1: Cross section of a Basic Copper Process
Figure 2 is a cross section of the electroplating tool that
was used for this study. The wafer with a seed layer is
immersed in a solution containing cupric ions. Electrical
contact is made to the seed layer which becomes the
cathode in the circuit and the reaction Cu2~(aq) + 2e- -~
Cu(s) occurs. The amount of copper that is deposited can
be calculated using Faraday’s law. It states that in the
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absence of any secondary reactions, the current delivered
to a conductive surface during electroplating is directly
proportional to the quantity deposited. Using Faraday’s
law and Faraday’s constant the following relationship can
be derived to find the theoretical deposited weight:
ifi. EXPERIMENTAL
In order to use the electroplating tool at the University
of Rochester a 100-mm wafer fixture was designed and
constructed. Figure 3 shows a bottom view of the fixture.
A constant current flows from a power supply to a copper
rod and gets distributed to six copper clips. The current
flows onto the wafer and makes it into a cathode. The
Figure 3: Bottom View of the 100mm Wafer Fixture
clips hold the wafer in place with compression springs.
Plating was performed on silicon wafers coated with
adhesion and seed layers using varying current densities.
Various currents and plating times were tested to obtain a
uniform film and to determine a deposition rate.
W. RESULTS
The following is a plot of sheet resistance as a function
of the theoretical deposited weight. This plot shows that as
the deposited weight is increased the sheet resistance
decreases as expected. This was used to verify the wafer
fixture is working properly.
The next plot shows that the standard deviation of the
sheet resistance increases as the amount of copper
deposited increases.
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wafer plated with 2 amps of current. Higher deposition of
copper is visible at the edge of the wafer. This is due to a
higher current density existing at the edge of the wafer.
The wafer fixture was simulated using a field simulation
program called Maxwell. Simulations show that with the
current wafer fixture design a higher current density is
expected at the edges.
The next sheet resistance contour plot is of a wafer
plated with 0.2 amps. When using a low current there are
less current density effects. This current yielded a
standard deviation of 7%.
63.546g/mol x (Amps x time)
Weight Deposited =
2x96,500
Figure 2: Cross-section of Electroplating Tool
Wafer Fixture
The following is a sheet resistance contour plot of a
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Sheet Resistance Contour Plot (0.2 Amps)
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The following picture is a SEM image. It shows the
thickness of the deposited copper to be —6,000 Angstroms.
The sample was plated with 0.2 amps for 10 minutes. This
gives a deposition rate of —600 Angstroms per minute.
.-6,oooA
Knowing the sheet resistance of the sample and the
thickness, the resistivity can be calculated and is found to
be 2.07x106 ohm cm.. The actual resistivity for bulk
copper is reported to be 1.6x106 ohm cm.
X-ray diffraction analysis revealed a stronger peak
corresponding to the (220) planes (d = 1.27 A) indicating a
(110) preferred orientation of the plated films.
V. CONCLUSION
An electroplating wafer fixture was constructed and a
process was characterized for plating 100mm wafers.
Plated films were characterized for sheet resistance. A 7%
standard deviation in sheet resistance of the electroplated
layer has been achieved with this wafer fixture design.
Variation can be explained in terms of the electric field
distribution in the electrolytic cell. The bulk resistivity for
the plated copper was found to be 2.06E-6 12•cm. Further
studies in copper processing are planned using the
optimum plating process that was determined.
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Abstract—Chemical Mechanical Planarization is
quickly becoming a standard in microelectronical
processing. CMP can decrease the depth of focus
constraints in photolithography, resolve topography
issues for multilevel interconnects, improve metal step
coverage, and be used as an alternative etch process.
The recent break-through in the copper damascene
process has invoked a large number of studies focused
on the planarization of oxides and metals. The research
has proven beneficial for other applications where
oxides are used as an interlevel dielectric materiaL It
has also shown the need for further studies in the
polishing of other dielectric materials. The purpose of
this experiment was to study the effects that pattern
density had on both the polish rate of the polymer and
changes the pattern density made to the improvement
of planarization. Interactions, if any, between the
pattern density and the other factors were also to be
studied.
1. BACKGROUND
Polymers are involved in the IC process in many ways
including as an interlevel dielectric material. Because of
this, modeling the chemical mechanical planarization of
polymers can prove to be very useful. Numerous factors
and resulting effects are involved in the CMP process.
Listed below are some of the known factors.
+ Applied downward pressure
+ Rotating speed of the table and wafer carner
+ Time of polishing
+ Polishing tool used
+ Type of sluny
+ Density of slurry
+ Type of wafer carrier
+ Pattern variation on the wafer
+ Wafer size
Because of the large number of variables it would not
be realistic to model all of the effects in one study.
2. PROCEDURE
The first process in designing the experiment was to
decide upon the factors and responses. They are shown in
the following table. The experimental design was then
laid out in the statistical software RSI1©.
Variables Settings
Applied Downward 1 to 6 psi
Pressure
Table Speed 100 to 150 rpm
Polishing Time 30 to 300 seconds
Pattern Density Dense, Local, Global *
Responses Equation
Polish Rate L~ thickness I polish time
(umlnim)
Planarization Improvement £~ variance(normalized)
(%)
RS/1© generated an experimental worksheet defining
the variable settings for each run. Twenty-five wafers were
coated with a photosensitive polyimide, patterned, and
cured. The wafers were then measured on a TENCOR® P
2 Long Scan Profiler for initial thickness and uniformity.
There were three different areas measured on each wafer,
one for each pattern density setting. Dense patterning was
defined as 43% raised topography. Local patterning was
similarly defined as 86% raised topography. Global
patterning was defined as an overview look at the entire 4”





Each localized area was observed in a 300 X 300-
micron window. Alter the pre-polish measurements were
obtained the wafers were polished using the Strasbaugh
6DS-SP-polishing tool, following the polishing parameters
set in the RS/1© worksheet. After polishing the wafers
were cleaned utilizing a megasonic cleaning unit and a
rinser/dryer. The wafers were again measured on the
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TENCOR® for thickness and planarization. An EXCEL
spreadsheet was used to calculate the responses. The
results were entered into RS/1© and insignificant terms
were removed from the model design. The program
revealed the table speed as statistically insignificant
Because of this the table speed was set at a constant value
of 125 rpm for the graphical analysis. Three graphs, one
for each pattern density, were made for the individual
responses.
3. ANALYSIS
For the analysis of the results 3-D plots were obtained.
In each graph the X-axis represents the polish time, the Y
axis represents the downward pressure and the Z-axis is
the observed response. Again it should be noted that the
table speed was set at a constant of 125rpm.
The results for Polish Rate can be seen below:
Local Pattern
For each pattern density there is a linear relationship
between the downward applied pressure and the polishing
rate. This is an expected result, as the pressure is increased
the polishing rate increases slightly. What is more
interesting is the effect that the polishing time has between
the three pattern densities. In the dense pattern there is a
negative exponential relationship. This is most likely due
to the initial polishing of ridges formed during the curing
of the polyimide.
The local pattern graph also displays this initial high
rate of polish. Again the ridges can explain this because
they are formed in both the dense and local areas. As
defined the local area has less patterning and therefore has
less ridges formed during the curing process. In the local
pattern results there is a secondary increase in the polish
rate. This may be due to dishing effects in the densely
patterned areas. When the densely patterned areas have
dished an amount greater than the planarization length of
the table pad the local areas essentially become the high
spots on the wafer and begin polishing at this increased
rate. This oscillation between the polishing of dense areas
and local areas can explain the sinusoidal pattern seen in
the graph. The global pattern appears to be simply a
combination of the two localized areas.
The results for Planarization Improvement are:
Dense Pattern Local Pattern Global Pattern
As with the polishing rate graphs there is still a linear
relationship with the response throughout each pattern
density, although in this case the contributing factor is the
polishing time not the downward pressure. The downward
pressure has a parabolic effect on the planarization
improvement. The dense and local patterns again present
the sinusoidal patterns seen in the polishing rate graphs.
This suggests that the rate in which the polymer is
polishing plays a role in the planarity of the area. The
global view does not appear to simply be a combination of
the two localized areas as before. The graph shows that
with increased polishing time the improvement in
planarization decreases.
Dense Pattern Local Pattern
Dense Pattern Global Pattern
‘....
Ridges
Dense Pattern Local Pattern
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4. CONCLUSIONS
The graphical analysis shows that the downward
pressure applied has a positive linear effect on the polish
rate. An increase in polish time shows an oscillation in the
polishing rate most likely due to ridge polishing and
dishing effects between the localized areas. The global
view of polish rate is an “averaged” rate of the two local
areas.
The improvement in planarization also appears to be
connected to the ridging and dishing effects. The
alternation in the graphs is clearly visible throughout both
the dense and local pattern. The global view suggests that
improvements in planarity decrease with increased polish
time and that the downward pressure plays only a same
role intheplanarity.
The possible correlation between the polish rate and
the improvement of planarization suggests there may be an
interaction amongst the two responses. Because of this a
second experiment should be performed with an expanded
design space — namely increased polish time. This will
allow for further insight into the oscillations seen
throughout each graph.
5. APPENDIX
Some constants in the experiment:
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Polyimide Probimide 7520 -~ from
Olin Microelectronic
Materials
Slurry 882G Al oxide — from Ferro
Corp.
Polishing Tool Strasbaugh 6DS-SP
Table Pad Rodel IC1000P
Wafer Carrier 4” carrier, 36 holes, no
holes plugged
Spindle Speed 100 rpm
Slurry Flow Rate 300 mI/mm
Back Pressure applied to -5 psi
Wafer
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8 Bit Analog-to-Digital Converter Design and Simulation
Alberto J. Reyes
Microelectronic Engineering
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Rochester, NY 14623
Abstract- The purpose of this study is to present and
characterize an 8 bit AD converter implemented with
flash architecture. Flash architecture provides with
one of the fastest and easiest ways to convert analog
input signals to digital outputs. Analog-to-digital
conversion is the process in which a continuously
varying analog signal is transformed into a multilevel
digital signaL. Analogue electrical waveforms are
applied to the converter and are sampled at a fixed
rate. Sample values are then expressed as a binary
number consisting of 0’s and l’s. The resulting
digital code can be used to encode digital audio,
applications in video and image processing systems.
The more bits that are used to represent the
amplitude of the original signal, the higher the quality
of the output. 8 bit sampling is typically used to
encode speech, 16 bit to encode music.
I. INTRODUCTION
A. Flash-Type Converter
Sampling levels for an 8 bit ADC are 256. Sampling
frequency should be twice that of the highest frequency
in the sampled waveform, if it is to be represented
correctly when digitized according to the signal sampling
Nyquist theorem.
The input voltage of the ADC can range from 0 to
Vref. The voltage reference is used to set the range of
conversion of the converter. If the input to the ADC is
equal or larger than Vref then the converter will output
all ones. For inputs between these two voltage levels,
the A/D converter will output binary numbers
corresponding to the signal level. Because of the
numerous output levels there is inherently noise in the
quantized output signal. The key to reducing the effects
of the noise is to maximize the input signal level. A
good rule of thumb is to keep Vref at least as large as the
maximum digital signal.
The most straightforward method to perform Analog
to Digital conversion is to compare the sampled analog
signal with different levels implementing the Flash AD
architecture Fig. 1. An 8 bit AD converter was
implemented in CMOS, the number of comparators
required using simple flash architecture is 2AN —1
comparators, number of transistors 6200. We assigned a
full scale input level of 10 V between positive and
negative rails for Vcc and Vss supplies to the
comparator, the LSB voltage level is 10/255 39 mV.
The input signal was first sampled by the circuit, the
comparator made a decision whether or not the sampled
value is greater or smaller that the reference voltages.
Each reference level in the series of resistors ladder
needs to be one Least Significant Bit apart from each
other. The offset of the comparator needs to be less than
the least significant bit level of 39 mV. The converter
ladder resistance was assigned a value of 2550 Ohms.
In CMOS, this offset requirement is difficult to achieve.
Some special circuit techniques are required to
reduce the offset of the comparator, which requires large
amounts of power because of its fast conversion rate, this
limit the family of flash converters to 8 bit or less
resolution. The fundamental block of the design for this
project is the 32 level sampling output element, the total
number of comparators is 255 and total number of
resistor is 256.
B. The Comparator
Figure 1. Flash AD architecture
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The comparator circuit is displayed in Fig. 2, it is
implemented in CMOS technology, the transistors




The comparator is biased to make the pull-down
network conductive and turn the current mirror
transistor, assuming the transistors are working in the
saturation regime, we can use the following
approximation to obtain the bias voltage,using transistor
M8, M9 and Mb.
Idsat = kW / L (Vg-Vt)”2 [1]
Isd8 = IsdlO = Isd9
The sum of all potentials from thepositive rail to the
negative rail is given by:
20 V = VsglO + Vsg9 + Vgs8
20 V =2 Vsg9 + Vbias
geometries are balanced to conduct the same amount of
current, taking into account the difference in carriers
mobilities between NMOS and PMOS.
B. The Combinational Logic
Figure 3. The combinational logic array
~U-~L~J ~L4
The combinational logic array of Fig. 3 geometries have
been set up according to the number of inputs N:
(WJL)n = N12 (W/L)p
for NMOS and PMOS transistors. The logic used is
NAND to NAND. This logic was selected to save
silicon area. For the present case the outputs produced
will be inverted. The decoder combinational usual logic
is AND to NAND. NAND logic replacing the OR
logical output. A set of two trees of NAND gates with
64 inputs each has been used to implement the binaiy
code. The number of input is half the sampling level or
two to the power eight, in this case 2 56/2= 128 inputs.
1. DCBiasAnalysis
Vbias -20/2= -Vsg9
The voltage drop at Vgs8 will produce the Vbias needed
to turn the current mirror transistor
From equation [1] we obtain:
KW9/L 9 (Vgs9-Vt)”2kW8/L8 (Vgs8-Vt)”2
W9 / L9 [(-Vbiasf2 +20/2 - Vt)] “2 = W8/L 8 (Vbias -Vt)”
2
[(W9 / L9) I (W81L8) ]“ 0.5 = (Vbias - Vt)! ( -Vbias/2 + 10 +
1)
[(W9/L9)/ (W8!L8)] “0.5 = (-9.6-1) / (9.6/2+10+1)
[(W9/L9)/ (W81L8)]”0.5 =-0.514
[(W9 I L9) / (W8IL8) 1 0.264
(W8/L8 )=3.77(W9/L9)
This gives an approximate ratio of four to one for the
PMOS and NMOS transistors of the Vbias circuit.
2. Differential Pair
The saturation currents for the differential pair transistors
and the current load transistors are given by:
Idsat=uW Cox’/2L(Vgs-Vt)’~2
Assume Idsat =15 uA
IdsMl = IdsM2 = IdsM3 = IdsM4 =7 uA
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IdsatMi 600 * 30/20 Cox’ /2 (1.5-1 ) A~ = 900
cm”2 I V sec * (1.5 - 1 V )“2 * (6.9E-8 F/cm”2) / 2 =
7.85 u.Amps for NMOS transistor
IdsatM3 = 300 * 40 /20 Cox’ / 2 (1.6-1 ) A~ = 3000
cm”2 / V sec * (1.6 - 1 V )“2 * (6.9E-8 F/cm”2) / 2 =
7.58 uAmps for PMOS transistors.
IdsatM5(current mirror) = 600 * 40/20 Cox’ / 2 (1.6 -1
) A~ 1200 cm”2 I V sec * (0.6 V )A2 *(69E..8 F/cm”2)
/2 14.9 uAmps
2. Output stage
The output stage calculation of Idsat is done taking into
consideration the channel length modulation parameter
lambda of 0.02
Idsat = uW Cox’ / 2 L (Vg- Vt)”2 (1 + ~ Vds) [2], ~
channel length modulation lambda = 0.02 and Vout =
OV
Vout near zero so Vds should be -40 V
From equation [2] we obtain for M7 PMOS transistor:
Idsat = (300) (80/20) * (6.9E-8/2 F/cm’~2) *(1 6-1) “2 *
(1 + 0.02 * 1OV) = 15.2 uAmps
M6 NMOS transistor Idsat:
Idsat (600/ 2) (40/20) * (6.9E-8 F/cm”2) * (1.6 - 1)
A2*(1+o.o2* 1OV) 15.3uAmps
4. Differential amplifier small signal analysis
Gm = W u Cox’ I L (Vg — Vt) = 2 Id I (Vg —Vt)
rds’~’1/ (2~Id)
Gm 2*[7.5E~6uAmps/(i.6_1)]30.24umho
rds = 1/ ( 7.SE-6 * 0.02 ) = 6.66 M
Vo/Vin=2*gm*rdsn//rdsp = 2*30.24umho*
6.66 M // 6.66 M = 201.6 (differential pair gain)
Ml and M2 differential pair
M3 and M4 are current source loads
5. Output stage small signal analysis:
Transconductance Gm
Gm = W u Cox’ IL (Vg- Vt) = 2 Id / ( Vg —Vt); rds
= 1/~Idsat
Gm = 2 (15.07 uAmps) / (1.6 —1) =50.2 u mho
rds= 1 / (1ambdaId)’~ 1/(0.02 *15O7ij~mps) = 3.31
umho
Output gain = Vout / VM4 Gm rdsPMOS II
rdsCMOS=50.2uxriho * 3.31M//3.31M 83
6. Differential mode gain
Acm = common mode gain = - Gm rdsPMOS / (1 + 2gm
Ro) = -50.2 E-6 (3.31E6)/( 1 + 2 * 50.2E-6 * 1.65 E6
) =-0.99
Avd = differential mode gain = 201.6 * 83 = 16,732.8
or 84.47 dB
CMRR = jAvd/ AcmI = 16565.47 = 20 1og16565.47 =
84dB
CL = Area * Cox’ = 80 pF/cm’~2
Gain Band Width Product
GBW=gm/2piCL = 99.86KHz
Slew Rate = Id I CL where CL = CL mm (parasitic load
capacitance) + CL ‘ (nominal load capacitance) .The
output of an ideal op-amp has the ability to change
instantaneously. In a real op-amp the rate of change of
the output, expressed in volt! unit time should never
exceed the slew rate value
SR= l5uAmps /80pF 0.187V/usec
Table of the comparator parameters
Comparator Specs
Output Resistance 1.65 Mohm
Avd= 200.1 * 83 16732
Common Mode Gain -0.99





Slew Rate 0.187 V/usec
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ifi. RESULTS
Figure 4 shows the converter output obtained and
presented in this study, the performance of the converter
is measured in terms of• digital synchronous outputs.
Future work will include the improvement of the model
and refinement of the AID circuit.
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Figure 4. Transient output of the converter.
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Fabrication and Development Of a
Charge Injection Device Imager
Ivan Puchades
Microelectronic Engineering
Rochester Institute of Technology (RIT)
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Abstract- As Rochester Institute of Technology (RH)
brings into production i-line capabilities with a new
Canon stepper, resolution beyond 2~im will be possible.
The present project prepares one of RIT’s most novel
and successful processes for this transition. The process
for a Charge Injection Device Imager (CD)) has been
entirely developed at RIT through the work and
collaboration between the Imaging Science and
Microelectronic Engineering Departments. After the
initial success in the design and fabrication of 8X8 and
32X32 imager, a more challenging 54X40 process was
developed employing 6-micron PMOS technology. The
goal of this project is the successful fabrication of an
imager that will allow for the capture of real images.
All this exclusively fabricated at RIT. This project
-recalls on the latter design and which transitions the
Cl]) process in preparation for 2-micron technology.
The device transistors has been tested and
characterized and the results are compared to
simulated transistor data obtained using SITPREM-IV.
I. 1I%1TRODUCTION
Charge Coupled Devices (CCD’s) dominate the digital
imager industay today. They are found in many different
applications such as High Definition TV (HDTV),
astronomy, space based imaging [1] and the widely used
hand-held video camera. However, there are some low
light level imaging and harsh conditions applications
where Charge Injection Devices (CID’s) provide a distinct
advantage over the CCD. Furthermore, Charge Coupled
Devices, still present some challenges that are avoided
with the use of CID’s, such as charge transfer problems,
non-random readout, and expensive and complex
fabrication techniques since it cannot be integrated with
CMOS teclmology.
The CD) approach, on the other hand, has the main
advantage of its total compatibility with CMOS fabrication
techniques. This makes them cheaper to manufacture and it
also allows for electronic components to be integrated in
the chip. Other advantages are its avoidance of charge
transfer losses, minimized - blooming and random non
destructive readout. [2]
This paper reports on the basic CII) structure, readout
mechanism and process fabrication at PIT.
11. DESCRIPTION
A basic description of how light is collected and stored
by the CII) follows. Then, figures and an explanation of
the readout mechanism of the device, provide an insight of
the operation and some of its advantages. Finally noise
reduction techniques are taken into consideration when
selecting a pixel design.
A. Light Integration and Charge Collection
It is important to understand how light is collected by
the device and what considerations are taken when
fabricating the structure. The basic element of a CD)
imager is a MOS capacitor. This operation is portrait in
figure 1. Basically, light is collected by bringing a MOS
capacitor to a deep depletion state. Photons will enter the
Silicon creating electron/hole pairs. Light with short
wavelengths will travel a shorter distance, depending on
the absorption coefficient of Si, figure 2. Holes created by
shorter wavelength light will be directly collected by the
potential well. Holes produced by light with longer
wavelengths, which absorption coefficient is larger than
the depletion length, may or may not be collected in the
potential well. It will depend on their characteristic
diffusion length. A lightly doped substrate will allow for a
lager depletion width, thus a larger sensing area is
possible. Charge is integrated on the Si/5i02 interface of





Figure 1. Light Collection and Charge Integration
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Figure 2. Light Absorption Coefficient of crystalline Si
B. Pixel Operation
Figure 3 sequentially represents the basic pixel
operation and readout mechanism utilized in this design.
Two capacitors are utilized for a random X-Y selection a
pixel. Both capacitors are biased to a negative potential but
the column or collection capacitor is biased to a larger
negative potential, all charge is stored here. Then, the row
or sense capacitor is left floating and its potential, which
should be near the potential of its source, is read. All the
stored charge is then moved to the potential well of the
sensing capacitor by biasing the collection capacitor to a
lower negative potential. After this transfer operation the
potential of the sensing capacitor is read again. The
potential difference between these two readouts of the
sensing capacitor is proportional to the collected charge.
As an advantage this readout technique is not destructive
and can be repeated as many times as necessary. This
results in a reduction of noise. Finally the charge is cleared
by injection into the substrate. Consequently another pixel
can be selected and read on a similar way.
C. Active vs. Passive Pixel Design
The CU) structure allows for two different kinds of
pixels, active and passive. A passive pixel uses most of its
area for light collection. After storing the collected charge,
this is sensed and transfer to the output stage where its
amplified and read. The active pixel has a smaller
collection area since it includes a pre-amplifler in the pixel
are itself This group of transistors will amplify the sensed
charge before its transfer to the output stage. Although the
active pixel has a smaller sensing area, the resulting noise




Figure 3. Basic CII) operation
ifi. PROCESSING AT RIT
A 54x40 Active Pixel Charge Injection Device Array
(APCID) has been exclusively fabricated at Rochester
Institute of Technology (RIT). RIT has a state of the art
microelectronic facility which allows for complete in-
house processing.
PMOS transistors are utilized. The process flow
includes 63 steps such as localized oxidation of Silicon
(LOCOS) isolation, 9 photo levels, two levels of poly,
5Onm gate oxide and 4-micron minimum dimension.
The starting substrate is a 30-micron lightly n-type
doped epitaxial layer over a highly doped p-type Silicon
substrate. It starts with LOCOS isolation. Then, and after
reconditioning the substrate with a sacrificial KOOl oxide,
a high quality 500A of Si02 is thermally grown as the first
dielectric material for the collection capacitor. Polysilicon
is then deposited in a LPCV]) reactor. This film is then
dopcd using an Ion Implanter to the desired level of
conductivity. The second gate is constructed with a
slightly thicker dielectric layer, .-600A, of also thermally
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resistive Phosphorous implant in perfomed next to act as
transistor load. Due to the uncertainty of the characteristics
of the Polysilicon deposited a pre-screening implant is
necessary to determine the necessary dose. After the pre
screening five different doses were used 1e14/cm2,
2e14/cm2, 3e14/cm2, 4e14/cm2 and 5e151cm2. The
remaining of the polysilicon is doped to a low resistivity
level and etched. Then, another series of implants follow.
These include a p+ drain/source for the PMOS transistors,
a pinning implant to avoid surface inversion in the exposed
gate oxide areas and an n+ substrate contact. Finally a
thick layer of oxide is deposited via LPCVD and metal
contacts and routing are deposited and patterned.
IV. SIMULATION
The preceding process flow was simulated using the
software package SUPREM-IV. The resulting structure is
presented in figure 4. This allowed for the simulation of
the PMOS transistor characteristics as well as obtaining
information about the resistance characteristics of our
films.
Figure 4. SUPREM-IV simulated structure
The simulation results showed a threshold voltage of
the PMOS transistor of —1.2Volts. It was inconclusive on
the resistivity values of the polysilicon films since no
specific grain boundary properties could be established for
the modeling.
V. RESULTS
As it can be seen in figure 5, good PMOS transistors
were fabricated. The two sub-threshold curves
correspond to transistors fabricated at Polyl and Poly2
respectively. The difference observed in threshold
represents the difference in thickness of about 200A.
An excellent gain is observed out of this two curves.
Unfortunately, as seen in figure 6, the load resistance
tested in the fabricated devices proofed to be too low.
Represented here is the device which received the
lowest implant dose at the resistor level. The values
obtained were too low and prevented the PMOS
transistor-based logic from operating properly.
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An Active Pixel Charge Injection Device has been
fabricated at Rochester Institute of Technology. The
process flow has proven solid but with room for
improvement. A better qualitative characterization of the
polysilicon layer is necessary if PMOS transistors are to be
used. CMOS utilization could avoid some of these issues.
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Abstract- The objective of this project was to create an
optimized, repeatable process for integrated PSI
(Porous Silicon) LEDs. Porous Silicon is a light-
emitting version of silicon, formed by electrochemical
etching in an HF-containing solution. This material
becomes stable once passivated with oxygen at high
temperatures (900°C) and maintains its light-emitting
properties. This study systematicaUy investigated the
process effects on electroluminescence (EL) and
electrical transport characteristics. The relationship
between fabrication conditions and the structural and
electronic properties of porous silicon have been
subsequently examined. It was discovered that pre
anodization substrate preparation had a dominant
influence on the device characteristics. Analysis of the
designed experiments (ANOVA) has been used to
quantify the influence of factors under study; details of
which will be presented.
L Introduction
With silicon as the domin~rnt semiconductor in the
microelectronic industiy, the realization of silicon LEDs
would greatly enhance the capabilities of integrated
optoeletronic systems. Such devices could provide a
cost-effective alternative to hybrid technologies for use in
display devices and optical interconnects. Silicon,
however, is an extremely inefficient light-emitter, and for
this reason had not been able to achieve the desired levels
of dominance in optical applications. Fortunately, porous
silicon, an optically efficient silicon-compatible material
has been developed. Porous silicon is a network of
nanometer-sized silicon regions surrounded by void space,
resulting in a light-emitting material A porous silicon
film is typically prepared by electrochemical anodization
of the surface of a silicon wafer.
The fabrication of these devices involves multiple
factors that require opllmi7J*ion, each of which have
significant effects on electroluminescense (EL) and
transport characteristics. The selection of process factors
was influenced by background process knowledge of
porous silicon materials and the requirements for
“working” LEDs (uniform light-emitters, with good
transport properties).
IL Theory and Device Fabrication
in order to interpret optical properties of porous silicon,
it is necessary to understand why bulk silicon, which is an
indirect-bandgap semiconductor, has a low optical
efficiency.
Band-edge light emission from a semiconductor
involves the excitation of an electron from the filled
valence band to the empty conduction band and
subsequent recombination of the electron with an empty
state (or hole) back in the valence band. Light emission
occurs when the recombined energy is given off as a
photon. In silicon, this process of photon emission is
unfavorable, meaning the laws ofphysics does not allow it
to happen very oflen.[1] However, if the silicon material
is modified from a bulk solid to small crystals of silicon, as
in the case of porous silicon, radiative recombination
events become much more favorable. Here, electrons, in
the conduction baird and holes in the valence band are
confined spatially by potentihi barriers, such as nanocrystal
surfaces. As a result of the confinement of both these
electrons and the holes, the lowest energy optical transition
from the valence to the conduction band increases in
energy, effectively increasing the bandgap and pushing the
emission wavelength into the visible region. The pure
quantum confinement model was initially proposed by
C~inh~im [2].
Porous silicon is a material formed by electrochemical
etching of crystalline silicon using an HF/Ethanol solution.
Porosity and PSi thickness are dependent on the variations
in the anodization process, and effect the silicon structure
size as well as the mechanical stability. [See Figure 1].
Fig 1: Porous Silicon Cross Section
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The basic fabrication process for OPNSi bulk film
devices developed at RIT goes as follows:
First, 10 ~~-cm p-type (100) oriented crystalline silicon
wafers, with a BF2+ implanted surface layer, go through a
steam oxidation to intentionally induce stacking faults.
They are then etched and anodized in a 1:1 HF/Ethanol
solution The current density during anodization was
approximately 3.5mAIcm2. The wafers were anodized for
two minutes. Anodization transforms the silicon into a
nanoporous layer (porosity —70%) that is —.4um thick~
The film thickness depends on the anodization time. After
anodization, a fifteen minute anneal at 900°C is performed
to passivate the porous silicon with oxygen. A polysilicon
film is then deposited using LPCVD, and then selectively
doped n+ to form the device cathode. Aluminum contacts
were then sputtered on the polysilicxin and on the backside
in order to form an ohmic contact to the substrate for
device testing purposes.[3] [See Figure 2 below.I






Fig 2: Schematic cross section of porous silicon light-
emitting diode, capable of light emission at visible
wavelengths.
Ill. Experiments and Evaluation
Process development for this project included a total of
three separate designed experiments. The experiments
focused on the relationship between fabrication conditions
and the electronic properties of porous silicon. The first
experiment investigated the relationship between the
amount of pre-anodization surface stress, film thickness,
and passivation temperature. The second experiment
investigated the amount of lattice damage, surface stress
and the anneal method. The third experiment investigated
lattice datuage and pre-anodization surface stress.
In the first experiment a 900°C steam oxidation time
was systematically varied between 2,4, and 6 hours. This
was to see if time really played a key role in producing
desired stacking faults. The anodization time was varied
between 1.5,2, and 2.5 minutes. This was used to measure
importance of film thickness. Lastly, the anneal
temperature was varied between 850, 900, and 950°C to
measure the degree of passivation. The transport
characteristics were not very good, and there was minim~i1
to no light emission on these devices. However, this
helped design the second experiment, where implant dose
and steam oxidation, as well as Rapid Thermal Process
versus furnace anneal were investigated.
The second experiment varied implant dose, steam
oxide, and anneals. The implant was 1E14 cm-2 vs. 1E15
cm-2. This was used to evaluate how lattice damage
effects responses. The steam oxide was varied by whether
or not to do a seven hour 900°C steam oxidation or not.
This was to evaluate how the degree of surface stress on
the wafer effects light emission and transport
characteristics. Both the implant dose and the steam
oxidation were performed to induce stacking faults on the
wafer surface. Finally, the anneal method was varied
between RTP and furnace. This was performed to see if
RTP was as effective as the furnace in passivating the
anodized wafers.
The third experiment was designed with the process
information discovered from the second DOE. The
implant dose was varied between 1E14 cm-2 and IEl5cm-2
and the steam oxidation between 900°C and 950°C. The
seven-hour steam oxidation was performed on all wafers
and the ivafers were annealed in the furnace, not the RTP,
per DOE #2 results. The sllategy for the experiment was
to fabricate repeatable devices while oplimiiing the
process.
IV. Results
After analysis of each designed experiment, it was
discovered which factors influenced light emission and
traltsport characteristics of the devices.
Each device was tested for light emission, which at this
point is purely a visible test for light, and transport





Fig 3: “Good” and “PooP’ Transport Characteristics
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The desired characteristic curve is described by
WI. This has “Good” Transport, this means the device
displays small variation in device behavior, and uniform
EL over the entire cathode area W2 represents a typically
“Poor” Transport curve, this typically has inconsistent
device behavior, and pinpoint EL spots at the aluminum
edge. The voltage was measured at lOOmA for all
devices.
The thst experiment, except of one treatment
combination, did not have light emission, and several
devices had “poor” transport During the analysis, it was
seen that none of the factors had a real impact on the
experiment by themselves, and only a transformed
quadratic version of the factors impacted the outcome of
the experiment Figure 4 shows the anodization time vs.
V@IOOMA
TEMPERATURE = 900
voltage, and the steam oxidation vs. the voltage.
Fig 4: Results of DOE #1
The horseshoe effect is a result of the transformed
factors, and shows their quadratic behavior. In this
experiment only 74% variation is accounted for. This
raises the question as to how influential these factors are.
However; from this experiment, and prior porous
silicon knowledge, the second experiment was designed..
In this experiment, 82% of the variation was accounted for
and two wafers emitted substantial (very bright) light
Both of these wafers went through the seven-hour steam
oxidation and were annealed in a funiace. Figures 5 and 6
show the single effect relationship of implant dose and
steam oxidation on the electrical response (voltage at
lOOmA). The implant dose is shown to have a linear effect
in relationship to the voltage of the device. The steam
oxidation shows that the wafers that received a steam
oxidation have minim~1 voltage variation in comparison to
the wafers not receiving the steam oxide.
V@lOOM7~. vs IMP DOSE, Adjusted for






























Fig 6: Single Factor Effect, Steam
Oxidation Vs. Voltage (ã~ lOOtnA
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Both of these factors influenced the third designed
experiment, where it was decided to process all the wafers
with the steam oxidation, (vaiying temp from 900°C to
950°C) and to vaiy the implant dose between 1E14 cm-2
and 1E15 cm-2.
V. Conclusions
An optimized porous silicon LED was not achieved, in
the fl~st two designed experiments, however, the third
DOE is still being analyzed and current data looks
promising. It was discovered that lattice damage from ion
implantation and induced stacking faults from the steam
oxidation,. are both significant influencing process factors
in ‘good’ transport characteristics and EL device behavior.
More work still needs to be completed to ensure
repeatability and optimi7~ltion of the process.
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Investigation of a Silicon Bulk Etched Incandescent Light Source
By Keith A. Roehner
Microelectronic Engineering
Rochester Institute of technology
Rochester, NY 14623
Abstract - An attempt of fabricating an incandescent
light source was made at Rochester Institute of
Technology. Filament length, width, material and
shape as well as encapsulation method were under
investigation in the experiment. Due to a design flaw,
the devices could not be tested for functionality. This
has since been fixed and another attempt will be made
to fabricate the devices.
PURPOSE
For many years, methods of producing light from a
silicon wafer have been investigated. These methods have
included trying to make LEIYs, using Porous silicon but
lhw have succeeded. With the radical change in thinking
brought about with the fabrication of
Microelectromechanical devices (MEMs), a new method
has been realized. Using a sacrificial oxide layer covered
with silicon nitride, a hollow cavity can be created. If a
metal or polysilicon line is run through this cavity, then it
may be possible to produce an incandescent light source.
This source is a way of integrating a light source with
standard CMOS processes. This may lead to the advent of
optoelectrical circuits at an integrated circuit level. If such
devices can be fabricated the speed of circuits may
increase dramatically, since the limiting factor would be
the speed the light can travel through a medium.
EXPERIMENTAL DESIGN
This ex’periment investigated the light emission from
polysilicon and tungsten lines spanning the cavity. It also
investigated the effects of filament length, width, shape,
and encapsulation method.
The structure depicted in Figures 1 and 2 were
frbricated in the lab at RIT. Figure 1, shows the final
cross-section of the encapsulated filament sealed at a
pressure of 5mT. The metal lines will be comprised of
either silicon or tungsten depending on the run.
The length of the filament will be varied at 300,
400 and 500~.un while the width is varied at 5 and 10~un.
Filaments will also be created that have a 900 bend in them
but are identical in every other aspect.
Since the filament is coated with silicon nitride, it
may not be necessary to encapsulate the filament with a
vacuum. Therefore, a second process flow was
investigated which will not enclose the filament inside
mini-chamber. The cross-section is depicted in Figure 2.
PROCESS FLOW
The following section will describe the processes
which were used to fabricate the devices. All processing
was done starting with <100> silicon wafers.
The first step is to grow a isooA silicon nitride
film. This film will be used to protect the silicon substrate
during subsequent processing. It is important that this
layer is low in stress so that it will not fracture and crack







The nitride is patterned and etched by reactive ion
etching chamber using the recipe given in Table 2. The







Table 2 : Nitride etch process
Following the Nitride etch, the first sacrificial oxide
layer is grown. This oxide layer should be 1 jim thick.
This thickness was chosen so that the filament will be free








Table 1: Nitride CVI) process
Table 3 Sacrificial Oxide process
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Following the oxide growth, a second nitride layer is
grown on top if it. This nitride layer is deposited under the
same conditions as the previous one. This layer is going to
be the bottom layer of the protective coating surrounding
the filament. Figure 4 show the resulting cross sections.
The next step is to deposit a metal layer to be used as a
filament This experiment used both polysilicon and a
titanium/tungsten alloy as the filament. The polysilicon






The poly should be doped p-type using a spin on dopant
The boron was driven into the poiy for 10 mm at 1050°C in
Wet 02. The resulting sheet resistance should be
approximately5o ≤2lsquare.
The TiW film was deposited at CVC products using the
recipe in Table 5. The resulting film thickness was
approximately 2000A and had a sheet resistance of
3c)Jsquare.
Parameter Setpoint





Target - Wafer 2.0”
Distance
Following the deposition of the metal film, the filament
pattern should be etched using the process in Table 6.
Both the polysilicon and the TiW films will be etched






Following the metal etch process, a third nitride layer is
deposited. This layer is repeat of the first two processes
and it will act as the top filament protective layer. The
cross sections in Figure 5 shàw the device at this stage of
processing.
After the nitride is grown, the wafers are again patterned
and the nitride is etched off. This will expose the
sacrificial oxide under the filament but will leave the metal
filament isolated from the outside world (see Figure 6).
At this point, a 3pm Oxide is grown on the wafer. This is
done using a Tetra-ethyl-ortho-silicate(TEOS) process.
This layer will act as a top sacrificial layer and will help
suspend the filament inside the mini-chamber.(see Figure
7).
After the oxide is grown, the wafer must be patterned and
etched. This etch will provide an anchor hole for the
nitride cap layer. After the etch is done, a capping nitride
layer is deposited. This layer needs to be thick enough to
preserve the vacuum integrity of the device. On average,
the thickness should be on the order of 2-3 ~im(See
Figure 8).
The capping nitride must then be patterned and etched
with holes in which the sacrificial oxide can be etched.
Once the holes are etched in the capping nitride, the wafers
are placed in a Buffered Oxide Etch(BOE) solution that
will remove the sacrificial oxide layers. The etch rate of
the BOE is on the order of 1000A/min so the wafers need
to be left in the solution for a few hours so that all of the
oxide can be removed. Following the BOE etch the wafers
are places in a KOH etch solution. This solution is a 20%
by weight solution at 75°C. This solution will etch the
silicon substrate in a V shape. This V shape will redirect
any light that is emitted down and shine it to the surface
(See Figure 9).
The next step is sputter Aluminum. This time the
aluminum will be used for two purposes. The obvious
reason is to create a good electrical contact to the filament.
The second reason is to seal the cavity underneath the
capping nitride. When the aluminum seals the cavity, the
pressure inside the cavity will be the same as the pressure
at which the Aluminum is sputtered (see Figure 10).
Finally the Aluminum should be patterned and etched.
The final cross sections are shown in Figure 11. After the
Al is etched, the devices can be tested by attaching a
power source to either side of the filament.
PROCESSING ISSUES
Quite a few issues were come across while trying to
fabricate the device. One of the biggest issues is that the
time allowance to fabricate this device was short. The
proper attention could not be paid to each of the individual
processes. In many cases, the previous work was used as a
basis for these processes but there were a few that there
had been no previous testing.
For instance, there had been no interest in optimizing a
dry etch process for TIW. There had been some work with
TIW but it was all for CMP related research. A process
was found in some papers and it was utilized at RET.
Wafers were not available at the time to check the process
prior to the need for it. This caused an issue in and of
itself When the TIW was etched (to define the filament)
there was shadowing around the features. In other words,
Table 4 : Polysilicon CVD process
Table 5 : TiW Sputter process
Table 6 : Metal etch process
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the nitride around the edges of the features was etching as
well so the features were not as defined as they should be.
In the process of modifying the stepper program, the
offsets were changed by 1mm. This made the overlay
between levels shift by 2mm. This took several days to
pinpoint the problem and correct it. Once the source of
the problem was found it was easy to correct but the time
table in which to complete the processing grew even
tighter.
The final and most crucial issue came when the
protective layer was to be etched. The etch was designed
to remove approximately 4000A of nitride. This would
have etched the nitride back down to the sacrificial oxide
layer. However, when this etch was done the probe
contacts were not protected with photoresist. Therefore,
the process etched the 1500A of nitride on top of the
filament and then it etched through the metal filament back
down to the underlying nitride layer. Due to this process
miscalculation, the device could not be manufactured
beyond this point since there was no way to test the
filament At the time the mask was designed, the etching
chemistry was not known. Therefore, this level was
designed improperly.
CONCLUSIONS
Several important things can be learned from this
project. First of all, never trust other people to leave your
recipes alone. Somehow, the stepper recipe was tampered
with which caused a major delay in processing. The fix
was simple but the downtime could have seriously
impeded the research.
The second lesson learned was that recipes that are
proven in other labs do not necessarily transfer to this one
exactly. Some monitor wafers should have been coated
with TIW along with the device wafers. This would have
enabled the process to be optimized prior to the etching of
the device wafers. Therefor any harmful side effects
resulting from the shadowing would be eliminated.
Finally, the use of an etch stop is extremely important
If an etch stop was used surrounding the metal filament
then the etching of the contact pads could have been
prevented. There would need to have a slight process
modification, which would be to deposit a low temperature
oxide (LTO) just prior to the metal for the filament. After
the filament is etched then the etch stop should be
deposited again. This would prevent the accidental over
etching of one film into the next film.
Another way to prevent this from happening would be
to correct the mask level so that the probe contacts are
protected during the protective layer etch. This is only a
band aide because over etching is still a problem at other
levels.
All in all, this experiment was troubled from the start.
Given the numerous issues with this investigation, it was a
great learning tool. Afterall, how many devices are
completely fabricated and function properly the first time.
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Silicon Based Light Emission
by
Avalanche Breakdown of Shallow p~/n~ Junctions
Peter I. Ritchie
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract—The objective of this study was to develop
and demonstrate a technology for producing optical
signals on a VLSI chip using only standard silicon
processing techniques. The design of the process
requires shallow p+In+ junctions to minimize the high
absorption inherent in silicon for ~< 8SOnm and to
obtain low reversed biased voltages for avalanche break
down of the p’/&-junction due to impact-ionization.
The effects of doping and device geometry on the visible
luminescence of reverse biased Si p+In+ junction diodes
has been investigated. Each diode designed has a
unique design incorporating sharp edges that promote
high fields that aid the onset of break down. The p+
doping was varied while other processing parameters
were held constant. All vertical junction diodes had
excellent diode characteristics but no light emission was
observed. Lateral junction diodes had typical reverse
breakdown voltages of between 6 and 7 volts while
certain devices of set geometry broke down rather
sharply at 4 volts with light emission. Intensity and
breakdown characteristics seemed to correlate with
magnitude of p’~’ dose and device geometry.
I. INTRODUCTION
The use of Silicon light entitling structures promises to be a
strong contender in the future as an effective electro-optical
source in opto-electronic integrated circuitry. This study is
the collaboration between Dr. David V. Kerns of Vanderbilt
and RIT. In the past the intensity obtained was typically
low with quantum conversion efficiencies of 5x108 [1,2].
Because of the high absorption coefficient for wavelengths
below 850nm it is not surprising that intensity of visible
light in this range suffers. This study and others that have
preceded it minimize light absorption by optimizing the
device design [3]. Here in this study both co-planar
controlled and electric field confinement devices were
fabricated to assist in increasing quantum conversion
efficiencies. On going challenges for integrating these
devices into CMOS technology are: (1) increasing the
adaptability of device design and fabrication procedures for
standard bipolar or CMOS processes, (2) increasing both
the electrical-to-optical power and quantum conversion
efficiencies associated with silicon LED’s, (3) increasing
the lateral uniformity in emissions from LED’s surfaces,
especially the avalanche-type diodes, and (4) lowering the
operating voltages and currents associated with these diodes
[4].
II. FABRICATON
The device wafers were n-type (100) silicon with an
average resistivity of 5.71c2-cm. Of the 13 wafers, 10
were allocated for device wafers and 3 were used as
control wafers. The 10 wafers were scribed: PR1-lO and
the control wafers were scribed: D1-3.
An implant with Phosphorus at a dose of 3xi0~4 P3
ions/cm2 with an energy of lOOkev followed n~
lithography for all wafers. Wafer PR-10 was chosen for
a blanket implant of 4 different doses, each occupying
one quarter of the wafer surface. Supreme-3 simulations
gave junctions depths of xj = 0.294, 0,325, 0.349 and
0.370~.un for the doses: 4,5,6 and 7x10’5 BF2 ions/cm2
respectively. Actual junction depths for these for doses
were: xj = 0.345, 0.299, 0.409 and 0.449~.tm
respectively and were obtained using the “groove and
stain”technique. Surface concentrations ranged between
i.9x102° to 2.8x102° BF2 ions/cm3.
During the p~ implant it was found that the lateral
devices received insufficient dopant through a large
oxide of about 2600 A. This necessitated a split in the
device wafers so that lateral devices could be recovered.
The split consisted of wafers D1,PR-i,3,5 and 7 for
continued processing for vertical diodes and was
designated “lot-i.” Wafers D2, PR-2,4,6 and 8 were
called “lot-2” and re-worked by etching the oxide over
the p~ regions for the vertical and lateral structures.
These vertical regions experienced a second implant
since they originally received p” dopant through a
masking oxide of about 980 A designed to help achieve
a more shallow junction. While etching the oxide it was
found that since BF2 was present the etch rate decreased
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from the normal rate of 900 A/mm. down to 180
AJmm.. Initially the etch was done in a buffered oxide
etch (BOB) which after the second p~ implant and resist
ash was found to be severely over etched. An RIB etch
would have been more appropriate for removing this
oxide since it is highly an-isotropic. The doses and
energy determined in Supreme-3 were: 7x1014, lxlO’5,
3x10’5 and 4x1015 BF2 ions/cm2 at an energy of l20kev.
For the anneal a wet oxide was used since no oxide was
present for contact isolation and was best in this case to
keep the implant from being driven in too deep.
Both lots next received contact cut lithography and
since BF2 was present an RIB etch was used. The gases
used were: 25 sccm CF4. 10 sccm CHF3 and 80 sccm of
Argon with power and pressure set at 100 watts and 200
mT respectively. The masking resist was then removed
in a Plasma-line asher for 50 minutes then RCA
cleaned. An HF dip was included to help reduce residual
oxide before sputtering of the alloy AIJSi in the
CVC6O1 sputter tool. The sputter was done in an Argon
ambient with a base pressure of 1.4x105 Torr. A pre
sputter was done before the actual sputter to help reduce
any contaminants that might have been present on the
AIJSi target. An average aluminum thickness of
0.887~im was measured using the Tencor “alpha step”
tool.
Finally photo level four for metal patterning was
done. This step was followed by an aluminum etch. The
etch time was approximately 1.5 minutes per wafer. A
sinter at 450 Celsius in H2N2 was done to help improve
ohmic contact and the 1% silicon in the aluminum helps
to alleviate migration of silicon into the aluminum that
can cause spiking and eventual shorting at the junctions.
The following page shows the device chip.
ifi. RESULTS
All testing was performed using an HP4 145, probe
station and voltage source. Lot 1 was tested for vertical
device behavior. All I-V curves were very symmetric
with a reverse breakdown voltage (VBR) of 3 volts and
forward turn on voltage (VF) of about 3 volts. These
devices emitted no light. Both forward and reverse
characteristics were sharp, showing no sign of series
resistance.
Lateral devices from lot 2 gave good results. All
devices that had an I-V curve also emitted light Wafers
tested from this lot were PR-2,4,6 and 8 with doses:
7x1014, lxlO’5, 3x1015, and 4x10’5 BF2 ions/cm2
respectively. Table 1 shows a summary of light
emission observed by dose and device geometry. It is
clear from table 1 that in the F-series of devices F5-9
emitted light across all 4 doses tested. This is no
surprise since these devices are virtually identical in
geometry and are the simplest in design. They are
constructed such that the p~ material lies in a circular
plain surrounded by an ~ rmg concentric around the p~
material. Under reverse bias light was first seen around
the aluminum contact over the n~ ring at 7.5 volts and
lOmA for the lowest dose and was 6 volts for the
highest. The light observed extended through the whole
circumference as the current exceeded 2OmA at 12 volts
regardless of dose. Series resistance in the reverse
characteristic was observed to be worst with lower dose.
Considerable improvement in the lack of series
resistance was observed in the same device at the
highest dose of 4x10’5 BF2 ions/cm2. All devices had a
VP of between 2.5-3 volts with the exception of device
D8, which had a V~ of about 1 volt and only functioned
on the wafer with the highest dose. Device D8 had very
sharp forward and reverse characteristics and its
geometry consisted of three rows of sharp zig-zag like
~ structures centered across a square n~ plain. Devices
F1-4 only functioned and emitted light at the highest
dose tested with the exception of F3, which also
functioned on the third highest dose of lxl&5 BF2
ions/cm2. Device F3 is a made up of a crescent shape n~
region over a circular p region. When under reverse
bias the crescent shape was highly defined by the
outline of a bright yellow/orange luminescence. Device
F4 also showed bright light defined by its coil like n~
structure concentric about a p~ circular plain.
The second best series of devices tested that emitted
light was the E-series. ES and E6 emitted light over all
doses. Their geometry resembles two sine like patterns
superimposed over each other running 180 degrees out
of phase, each pattern being of opposite doping. There
are three rows in this pattern and when under reverse
bias a grid of pin point light is seen through the
microscope and is well defined, Again all operating
characteristics are the same as that described for the F-
series.
All the C-series devices failed to operate and it is not
understood why at this time. Their geometry is not
unlike that described above for the D-series devices.
The lowest breakdown voltage of less than 5 volts
was observed in one device among the B-series. Device
Bi is made up of n~ wedge shapes placed concentrically
over a circular p~ plain. Although it had the lowest VBR
its light emission was rather weak and the device could
not withstand currents above 3OmA at 15 volts where as
all the other devices could be reversed biased as high as
30 volts at 200mA before failure occurred. See figure 2
and 5 for device B 1 and its matching I-V curve. Figures
3 and 4 show a typical device E3 and its I-V curve.
Devices like E3 and B 1 are a good examples of a field
confinement type devices. An electric field confinement
was created at the p~n tips when biased.
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Table 1: Light emission observed by dose and device geometry.
* = Breakdown is ~ 5.0 volta • = Light Observed for Wafer Id. PR.2. Dose = 7x10’4 BF3 Ionafcm’
V = Ugh~ Observed frWafer Id. PR4, Dose = 1x101’ BF1 loi&cm’ A1....P9 r Device Typ~.
.. • Ught Observed foT Wafer Id. PR4. Dose = 3x101’ BF5 Ions/cm2
a = Lichi Observed for Wafer Id. PR-S. Dose = 4x10” BF5 lo&cm2
Al A2 AS A4 AS A6 i A7 AS A9
BI * •a B2 a B3 V B4 V4O B5 B6 B7 a B8 B9~
Cl C2 c3 C4 CS C6 Cl Cs C9
Dl 1)2 D3 Do D5 1)6 D7 DS a 1)9
El V £2 E3 V4 E4 E5+V~~ E6+V++ £7 £8 £9
Fl a P2 a P3 Va F4 a psav+a p~av~a F7~V~~ F8+V~ö F9+~••




Figure 3: Device E3
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lv. SUM1~’1ARY
The objectives of observing light under relatively low
reverse bias voltages and low cuffents was realized. It
was found that higher doses most likely are of interest
for field confinement type devices. Co-planar surface
devices such as in the F and higher H series devices
worked over a wider dose range. Geometry is important
but process technique and materials is a key factor in
achieving devices that can be integrated into the CMOS
process. Of principle importance is the quantum
efficiency and photonic yield that results from silicon
light emitting structures. These parameters are
important in that they help to determine the viability of
these devices as electro-optical sources to be used in
opto-electronic integrated circuitry.
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